- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359663 > MC68HC05J1AVP (飛思卡爾半導體(中國)有限公司) Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | MC68HC05J1AVP |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Microcontrollers |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 42/128頁 |
| 文件大?。?/td> | 1620K |
| 代理商： | MC68HC05J1AVP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Technical Data
MC68HC05J1A — Rev. 3.0
42
Interrupts
MOTOROLA
Interrupts
An interrupt temporarily stops normal program execution to process a
particular event. An interrupt does not stop the execution of the
instruction in progress, but takes effect when the current instruction
completes its execution. Interrupt processing automatically saves the
central processor unit (CPU) registers on the stack and loads the
program counter with a user-defined vector address.
4.3.1 Software Interrupt
The software interrupt (SWI) instruction causes a non-maskable
interrupt.
4.3.2 External Interrupts
These sources can generate external interrupts:
IRQ pin
PA3–PA0 pins (mask option)
Setting the I bit in the condition code register or clearing the IRQE bit in
the interrupt status and control register disables external interrupts.
4.3.2.1 IRQ Pin
An interrupt signal on the IRQ pin latches an external interrupt request.
When the CPU completes its current instruction, it tests the IRQ latch. If
the IRQ latch is set, the CPU then tests the I bit in the condition code
register and the IRQE bit in the interrupt status and control register. If the
I bit is clear and the IRQE bit is set, the CPU then begins the interrupt
sequence. The CPU clears the IRQ latch while it fetches the interrupt
vector, so that another external interrupt request can be latched during
the interrupt service routine. As soon as the I bit is cleared during the
return from interrupt, the CPU can recognize the new interrupt request.
Figure 4-1
shows the external interrupt logic.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MSC7116 | Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC |
| MSC7116VF1000 | Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC |
| MC9S12XEA1284 | Reference Manual Covers MC9S12XE Family |
| MC9S12XEA256 | Reference Manual Covers MC9S12XE Family |
| MC9S12XEG1284 | Reference Manual Covers MC9S12XE Family |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J3CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J3CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J3DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J3P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。