- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11943 > MC68711E20MFNE3 (Freescale Semiconductor)IC MCU 8BIT 52-PLCC PDF資料下載
參數(shù)資料
| 型號： | MC68711E20MFNE3 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 112/138頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT 52-PLCC |
| 標準包裝： | 23 |
| 系列： | HC11 |
| 核心處理器： | HC11 |
| 芯體尺寸： | 8-位 |
| 速度： | 4MHz |
| 連通性： | SCI，SPI |
| 外圍設備： | POR，WDT |
| 輸入/輸出數(shù)： | 38 |
| 程序存儲器容量： | 20KB（20K x 8） |
| 程序存儲器類型： | OTP |
| EEPROM 大?。?/td> | 512 x 8 |
| RAM 容量： | 768 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 數(shù)據(jù)轉換器： | A/D 8x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 52-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁
Status Flags and Interrupts
MC68HC711D3 Data Sheet, Rev. 2.1
Freescale Semiconductor
75
6.8 Status Flags and Interrupts
The SCI transmitter has two status flags. These status flags can be read by software (polled) to tell when
the corresponding condition exists. Alternatively, a local interrupt enable bit can be set to enable each of
these status conditions to generate interrupt requests when the corresponding condition is present.
Status flags are automatically set by hardware logic conditions, but must be cleared by software, which
provides an interlock mechanism that enables logic to know when software has noticed the status
indication. The software clearing sequence for these flags is automatic — functions that are normally
performed in response to the status flags also satisfy the conditions of the clearing sequence.
TDRE and TC flags are normally set when the transmitter is first enabled (TE set to 1). The TDRE flag
indicates there is room in the transmit queue to store another data character in the TDR. The TIE bit is
the local interrupt mask for TDRE. When TIE is 0, TDRE must be polled. When TIE and TDRE are 1, an
interrupt is requested.
The TC flag indicates the transmitter has completed the queue. The TCIE bit is the local interrupt mask
for TC. When TCIE is 0, TC must be polled; when TCIE is 1 and TC is 1, an interrupt is requested.
Writing a 0 to TE requests that the transmitter stop when it can. The transmitter completes any
transmission in progress before actually shutting down. Only an MCU reset can cause the transmitter to
stop and shut down immediately. If TE is written to 0 when the transmitter is already idle, the pin reverts
to its general-purpose I/O function (synchronized to the bit-rate clock). If anything is being transmitted
when TE is written to 0, that character is completed before the pin reverts to general-purpose I/O, but any
other characters waiting in the transmit queue are lost. The TC and TDRE flags are set at the completion
of this last character, even though TE has been disabled.
The SCI receiver has five status flags, three of which can generate interrupt requests. The status flags
are set by the SCI logic in response to specific conditions in the receiver. These flags can be read (polled)
at any time by software. Refer to Figure 6-9, which shows SCI interrupt arbitration.
When an overrun takes place, the new character is lost, and the character that was in its way in the
parallel RDR is undisturbed. RDRF is set when a character has been received and transferred into the
parallel RDR. The OR flag is set instead of RDRF if overrun occurs. A new character is ready to be
transferred into RDR before a previous character is read from RDR.
The NF and FE flags provide additional information about the character in the RDR, but do not generate
interrupt requests.
The last receiver status flag and interrupt source come from the IDLE flag. The RxD line is idle if it has
constantly been at logic 1 for a full character time. The IDLE flag is set only after the RxD line has been
busy and becomes idle, which prevents repeated interrupts for the whole time RxD remains idle.
相關PDF資料 |
PDF描述 |
|---|---|
| HCE103MBCCJ0KR | CAP CER 10000PF 3KV 20% RADIAL |
| MC68HC705C9ACFNE | IC MCU 8BIT 44-PLCC |
| VI-B5P-CU-F3 | CONVERTER MOD DC/DC 13.8V 200W |
| MC68HC705C9AFNE | IC MCU 8BIT 44-PLCC |
| VI-B5N-CU-F2 | CONVERTER MOD DC/DC 18.5V 200W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68711E20MFNE3R | 功能描述:IC MCU 8BIT 52-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 標準包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，SPI，UART/USART 外圍設備:欠壓檢測/復位，POR，PWM，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（16K x 16） 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT |
| MC68711E20VFNE2 | 功能描述:8位微控制器 -MCU 8B 20K EPROM 768RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| MC6875 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT) |
| MC6875A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT) |
| MC6875AL | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CLOCK GENERATOR/DRIVER (SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT) |
發(fā)布緊急采購，3分鐘左右您將得到回復。