- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383559 > MC100EP016A (ON SEMICONDUCTOR) 3.3 V ECL 8-Bit Synchronous Binary Up Counter PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100EP016A |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | 3.3 V ECL 8-Bit Synchronous Binary Up Counter |
| 中文描述： | 3.3伏ECL 8位二進(jìn)制計(jì)數(shù)器同步最多 |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大?。?/td> | 98K |
| 代理商： | MC100EP016A |
MC100EP016A
http://onsemi.com
8
Applications Information
(continued)
H
L
H
H
L
L
L
H
H
H
H
TC
PE
CE
TCLD
CLK
P7
P6
P4
P3
P2
P1
P0
P5
Q7 Q6
Q4 Q3
Q2
Q1 Q0
Q5
Figure 4. Mod 2 to 256 Programmable Divider
CLK
COUT
COUT
To determine what value to load into the device to
accomplish the desired division, the designer simply
subtracts the binary equivalent of the desired divide ratio
from the binary value for 256. As an example for a divide
ratio of 113:
Pn’s = 256 113 = 8F
16
= 1000 1111
where:
P0 = LSB and P7 = MSB
Forcing this input condition as per the setup in Figure 4
will result in the waveforms of Figure 5. Note that the TC
output is used as the divide output and the pulse duration is
equal to a full clock period. For even divide ratios, twice the
desired divide ratio can be loaded into the EP016A and the
TC output can feed the clock input of a toggle flip flop to
create a signal divided as desired with a 50% duty cycle.
Table 1. Preset Values for Various Divide Ratios
Divide
Ratio
Preset Data Inputs
P7
P6
P5
P4
P3
P2
P1
P0
2
3
4
5
H
H
H
H
H
H
H
L
L
L
H
H
H
H
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
H
H
H
H
H
L
L
L
L
L
H
H
H
H
L
H
H
L
L
L
H
H
H
L
L
H
H
L
L
L
H
L
L
H
L
H
H
H
L
L
L
H
L
H
L
H
L
L
H
L
112
113
114
254
255
256
A single EP016A can be used to divide by any ratio from
2 to 256 inclusive. If divide ratios of greater than 256 are
needed multiple EP016As can be cascaded in a manner
similar to that already discussed. When EP016As are
cascaded to build larger dividers the TCLD pin will no
longer provide a means for loading on terminal count.
Because one does not want to reload the counters until all of
the devices in the chain have reached terminal count,
external gating of the TC pins must be used for multiple
EP016A divider chains.
PE
CLK
TC
Load
DIVIDE BY 113
Load
1001 0000
1001 0001
1111 1100
1111 1101
1111 1110
1111 1111
Figure 5. Divide by 113 EP016A Programmable Divider Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100EP016AFA | 3.3 V ECL 8-Bit Synchronous Binary Up Counter |
| MC100EP016AFAR2 | 3.3 V ECL 8-Bit Synchronous Binary Up Counter |
| MC100EP40DTG | 3.3V / 5V ECL Differential Phase−Frequency Detector |
| MC100EP40DTR2G | 3.3V / 5V ECL Differential Phase−Frequency Detector |
| MC100EP91DWR2 | 2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP016A_06 | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:3.3 V ECL 8−Bit Synchronous Binary Up Counter |
| MC100EP016AFA | 功能描述:計(jì)數(shù)器移位寄存器 3.3V/5V ECL 8-Bit RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC100EP016AFAG | 功能描述:計(jì)數(shù)器移位寄存器 3.3V/5V ECL 8-Bit Up Counter RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC100EP016AFAG | 制造商:ON Semiconductor 功能描述:LOGIC IC |
| MC100EP016AFAR2 | 功能描述:計(jì)數(shù)器移位寄存器 3.3V/5V ECL 8-Bit RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。