- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45194 > MB91V301CR-ESE1 32-BIT, 68 MHz, RISC MICROCONTROLLER, CPGA179 PDF資料下載
參數(shù)資料
| 型號： | MB91V301CR-ESE1 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 68 MHz, RISC MICROCONTROLLER, CPGA179 |
| 封裝： | CERAMIC, PGA-179 |
| 文件頁數(shù)： | 65/139頁 |
| 文件大小： | 1482K |
| 代理商： | MB91V301CR-ESE1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
MB91301 Series
31
rUnique to the evaluation chip MB91V301
Tool reset
On an evaluation board, use the chip with INIT and TRST connected together.
Simultaneous occurrences of a software break and a user interrupt/NMI
When a software break and a user interrupt /NMI take place at the same time, the emulator debugger can cause
the following phenomena:
The debugger stops pointing to a location other than the programmed breakpoints.
The halted program is not re-executed correctly.
If these phenomena occur, use a hardware break instead of the software break. If the monitor debugger has
been used, avoid setting any break at the relevant location.
Single-stepping the RETI instruction
If an interrupt occurs frequently during single stepping, execute only the relevant processing routine repeatedly
after single-stepping RETI. This will prevent the main routine and low-interrupt-level programs from being
executed. Do not single-step the RETI instruction for avoidance purposes. When the debugging of the relevant
interrupt routine becomes unnecessary, perform debugging with that interrupt disabled.
Operand break
A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data
event break to access to the area containing the address of a system stack pointer.
ICE startup sequence
When using the ICE, when you start debugging, ensure that the bus configuration is set correctly for the area
being used before downloading. After turning on the power to the target, the states of the RD and WR0 to WR3
pins are undefined until you perform the above setting. Accordingly, include enabling pull-up as part of the startup
sequence. If using these pins as general-purpose ports, set as output ports to prevent conflict with the output
signals during the time the pin states are undefined.
* : Use as output ports.
External bus width
Pin name
32 bit
16 bit
8 bit
RD
Pull-up
WR0
Pull-up
WR1 (P85)
Pull-up
*
WR2 (P86)
Pull-up
*
WR3 (P87)
Pull-up
*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95108ANPFV | 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PQFP64 |
| MB95108ANPFM | 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PQFP64 |
| MB95136MBPFV | 8-BIT, MROM, 16.25 MHz, MICROCONTROLLER, PDSO30 |
| MB95F136MBSPFV | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO30 |
| MB95F133JBWPF | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91V307RCR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Microcontroller |
| MB91V350A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Proprietary Microcontroller |
| MB91V650 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontrollers |
| MB-920 | 制造商:Maxxtro 功能描述: |
| MB-921 | 制造商:Maxxtro 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。