
108
CHAPTER 3 CPU
stabilized. Then restart to supply the built-in peripheral clock signal, the internal DMA clock, the
internal bus clock, and the internal CPU clock, in this order.
Start program execution after oscillation has stabilized, as explained below.
When the level of the generated interrupt is permitted according to the I flag in the ILM
register
Start with the interrupt handling routine by fetching the interrupt vector after saving the
register contents.
When the level of the generated interrupt is prohibited according to the I flag in the ILM
register
Restart execution with the next-following instruction after the instruction that was
responsible for the stop status.
r Using the RSTX pin
Proceed as follows:
Apply an L-level signal to the RSTX pin, generate an internal reset signal, restart operation of
the oscillation circuit, and wait until oscillation has stabilized. Then restart to supply the built-in
peripheral clock signal, the internal DMA clock signal, the internal bus clock signal, and the
internal CPU clock signal, in this order, before fetching the reset vector and restarting instruction
execution with the reset entry address.
Note:
If the HSTX pin level in stop status is L, reset is not performed before the HSTX pin level is
set to H.
r Using the HSTX pin
Proceed as follows:
Apply the H-level signal to the HSTX pin, generate the internal reset signal, restart operation of
the oscillation circuit, and wait until oscillation has stabilized. Then restart to supply the built-in
peripheral clock signal, the internal DMA clock signal, the internal bus clock signal, and the
internal CPU clock signal, in this order, before fetching the reset vector and restarting instruction
execution with the reset entry address.
Note:
If an interrupt request has been issued from the peripheral system, the stop status is not set,
but write operations are ignored.
Excepting power-on reset, no internal clock signal is supplied while waiting for oscillation
stabilization. In case of power-on reset, all internal clock signals are supplied for intializing
the internal status.
If the HSTX pin level is set to "L" during stop status, the stop status is released immediately.
After waiting the specified time for oscillation stabilization, the system status is again
switched to stop status if the HSTX pin level is "L".