- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MAX9867ETJ+T (Maxim Integrated Products)IC STEREO AUD CODEC LP 32TQFN-EP PDF資料下載
參數(shù)資料
| 型號： | MAX9867ETJ+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 17/55頁 |
| 文件大小： | 0K |
| 描述： | IC STEREO AUD CODEC LP 32TQFN-EP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 分辨率（位）： | 18 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 85 / 90 |
| 電壓 - 電源，模擬： | 1.65 V ~ 1.95 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 1.95 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-TQFN-EP（5x5） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
MAX9867
Hardware Interrupts
Hardware interrupts are reported on the open-drain IRQ
pin. When an interrupt occurs, IRQ remains low until the
interrupt is serviced by reading the status register 0x00.
If a flag is set, it is reported as a hardware interrupt only
if the corresponding interrupt enable is set. Each bit
enables interrupts for the status flag in the respective
bit location in register 0x00. See Table 3.
SDODLY is used to control the SDOUT timing. See the
Digital Audio Interface section for a detailed description.
Clock Control
The MAX9867 can work with a master clock (MCLK)
supplied from any system clock within the 10MHz-to-
60MHz range. Internally, the MAX9867 requires a
10MHz-to-20MHz clock. A prescaler divides MCLK by
1, 2, or 4 to create the internal clock (PCLK). PCLK is
used to clock all portions of the MAX9867. See Table 4.
The MAX9867 is capable of supporting any sample rate
from 8kHz to 48kHz, including all common sample rates
(8kHz, 16kHz, 24kHz, 32kHz, 44.1kHz, and 48kHz). To
accommodate a wide range of system architectures,
the MAX9867 supports three main clocking modes:
Normal: This mode uses a 15-bit clock divider coeffi-
cient to set the sample rate relative to the prescaled
MCLK input (PCLK). This allows high flexibility in both
the MCLK and LRCLK frequencies and can be used
in either master or slave mode.
Exact Integer: In both master and slave mode, com-
mon MCLK frequencies (12MHz, 13MHz, 16MHz,
and 19.2MHz) can be programmed to operate in
exact integer mode for both 8kHz and 16kHz sample
rates. In these modes, the MCLK and LRCLK rates
are selected by using the FREQ bits instead of the NI
and PLL control bits.
PLL: When operating in slave mode, a PLL can be
enabled to lock onto externally generated LRCLK
signals that are not integer related to PCLK. Prior to
enabling the interface, program NI to the nearest
desired ratio and set the NI[0] = 1 to enable the
PLL’s rapid lock mode. If NI[0] = 0, then NI is ignored
and PLL lock time is slower.
Ultra-Low Power Stereo Audio Codec
24
______________________________________________________________________________________
REGISTER
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER
ADDRESS
Interrupt Enable
ICLD
ISLD
IULK
0
SDODLY
IJDET
0
0x04
Table 3. Interrupt Register
REGISTER
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER
System Clock
0
PSCLK
FREQ
0x05
Stereo Audio Clock
Control High
PLL
NI[14:8]
0x06
Stereo Audio Clock
Control Low
NI[7:1]
NI[0]
0x07
Table 4. Clock Control Registers
BITS
FUNCTION
PSCLK
MCLK Prescaler
Divides MCLK to generate a PCLK between 10MHz and 20MHz.
00 = Disable clock for low-power shutdown.
01 = Select if MCLK is between 10MHz and 20MHz.
10 = Select if MCLK is between 20MHz and 40MHz.
11 = Select if MCLK is between 40MHz and 60MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9880AETM+ | IC CODEC AUDIO STEREO 48TQFN |
| MB86064PB-GE1 | DAC 14BIT 1GSA/S DUAL 12-EFBGA |
| MC100EL1648MELG | IC OSC VCO 1.1GHZ 14SOEIAJ |
| MC100EP195BMNG | IC DELAY LINE 1024TAP 32-QFN |
| MC100EP196BFAG | IC DELAY LINE 1024TAP 32-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9867EVKIT+ | 功能描述:音頻 IC 開發(fā)工具 MAX9867 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| MAX9867EWV+ | 制造商:Maxim Integrated Products 功能描述:LOW-POWER, STEREO AUDIO CODEC - Rail/Tube |
| MAX9867EWV+T | 功能描述:接口—CODEC Stereo Audio CODEC for Portable Devices RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX986ESA | 功能描述:校驗(yàn)器 IC Single uPower Comparator RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX986ESA+ | 功能描述:校驗(yàn)器 IC Single uPower Comparator RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。