- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383491 > MAX7032ATJ (MAXIM INTEGRATED PRODUCTS INC) Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL PDF資料下載
參數資料
| 型號： | MAX7032ATJ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, TQFN-32 |
| 文件頁數： | 24/32頁 |
| 文件大小： | 449K |
| 代理商： | MAX7032ATJ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Oscillator Frequency Register (Address 0x05)
The MAX7032 has an internal frequency divider that
divides down the crystal frequency to 100kHz. The
MAX7032 uses the 100kHz clock signal when calibrat-
ing itself and also to set image-rejection frequency. The
hexadecimal value written to the oscillator frequency
register is the nearest integer result of f
XTAL
/ 100kHz.
For example, if data is being received at 315MHz, the
crystal frequency is 12.67917MHz. Dividing the crystal
frequency by 100kHz and rounding to the nearest inte-
ger gives 127, or 0x7F hex. So for 315MHz, 0x7F would
be written to the oscillator frequency register.
AGC Dwell Timer (Address 0x03)
The AGC dwell timer holds the AGC in low-gain state
for a set amount of time after the power level drops
below the AGC switching threshold. After that set
amount of time, if the power level is still below the AGC
threshold, the LNA goes into high-gain state. This is
important for ASK since the modulated data may have
a high level above the threshold and a low level below
the threshold, which without the dwell timer would
cause the AGC to switch on every bit.
M
Low-Cost, Crystal-Based, Programmable,
ASK/FSK Transceiver with Fractional-N PLL
24
______________________________________________________________________________________
CKOUT
CDIV1
CDIV0
CLOCKOUT
FREQUENCY
0
1
1
1
1
X
0
0
1
1
X
0
1
0
1
Disabled at logic 0
f
XTAL
f
XTAL
/ 2
f
XTAL
/ 4
f
XTAL
/ 8
Table 10. Clock Output Divider Ratio
Configuration
BIT ID
BIT NAME
BIT LOCATION
(0 = LSB)
FUNCTION
LCKD
Lock detect
7
1 = Internal PLL is locked
0 = Internal PLL is not locked so the
MAX7032 does not receive or transmit data
GAINS
AGC gain state
6
1 = LNA in high-gain state
0 = LNA in low-gain state
CLKON
Clock/crystal alive
5
1 = Valid clock at crystal inputs
0 = No valid clock signal seen at the crystal
inputs
X
X
X
None
None
None
4
3
2
Zero
Zero
Zero
PCALD
Polling timer calibration
done
1
1 = Polling timer calibration is completed
0 = Polling timer calibration is in progress or
not completed
FCALD
FSK calibration done
0
1 = FSK calibration is completed
0 = FSK calibration is in progress or not
completed
Table 9. Status Register (Read Only) (Address: 0x1A)
相關PDF資料 |
PDF描述 |
|---|---|
| MAX708CUA-T | Analog IC |
| MAX707CUA-T | Analog IC |
| MAX707ESA-T | Analog IC |
| MAX708T | +3V Voltage Monitoring.Low-Cost.µ.P Supervisory Circuits |
| MAX708TCUA-T | Analog IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX7032ATJ+ | 功能描述:射頻收發(fā)器 Crystal-Based Prog ASK/FSK Transceiver RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數據速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MAX7032ATJ+T | 功能描述:射頻收發(fā)器 Crystal-Based Prog ASK/FSK Transceiver RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數據速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MAX7032ATJ+TWC6L | 功能描述:射頻接收器 Low-CostCrystal-Based308MHz315MHz&433.92MHz FSK Trans w Fractional-N PLL RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| MAX7032ATJ+WC6L | 功能描述:射頻接收器 LINX CUSTOM PART WITH INCORRECT MARKING RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| MAX7032ATJ-T | 制造商:Maxim Integrated Products 功能描述:LOW-COST,CRYSTAL-BASED,308MHZ,315MHZ,&433.92M - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。