參數(shù)資料
型號(hào): MAX5895
廠商: Maxim Integrated Products, Inc.
英文描述: 16-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs
中文描述: 16位、500Msps、插值與調(diào)制、雙路DAC,CMOS輸入
文件頁(yè)數(shù): 17/32頁(yè)
文件大?。?/td> 807K
代理商: MAX5895
Address 07h
Bit 7
Logic 0 (default) adds the 10 bits offset cur-
rent to OUTIN. A logic 1 adds the 10 bits off-
set current to OUTIP.
Address 08h
Bits 7–0
These 8 bits define the binary number for
fine-gain adjustment of the QDAC full-scale
current (see the
Gain Adjustment
section). Bit
7 is the MSB. Default is all zeros.
Address 09h
Bits 3–0
These four bits define the binary number for
the coarse-gain adjustment of the QDAC full-
scale current (see the
Gain Adjustment
sec-
tion). Bit 3 is the MSB. Default is all ones.
Address 0Ah, Bits 7 to 0; Address 0Bh, Bit 1 and Bit 0
These 10 bits represent a binary number that
defines the magnitude of the offset added to
the QDAC output (see the
Offset Adjustment
section). Default is all zeros.
Address 0Bh
Bit 7
Logic 0 (default) adds the 10 bits offset to
OUTQN. A logic 1 adds the 10 bits offset to
OUTQP.
Offset Adjustment
Offset adjustment is achieved by adding a digital code
to the DAC inputs. The code OFFSET (see equation
below), as stored in the relevant control registers, has a
range from 0 to 1023 and a sign bit. The applied DAC
offset is 4 times the code stored in the register, provid-
ing an offset adjustment range of ±4092 LSB codes.
The resolution is 4 LSB.
Gain Trim
Gain trimming is done by varying the full-scale current
according to the following formula:
where I
REF
is the reference current (see the
Internal
Reference
section). COARSE is the register content of
registers 05h and 09h for the I- and Q-channel, respec-
tively. FINE is the register content of register 04h and
08h for the I- and Q-channel, respectively. The range of
coarse is from 0 to 15, with 15 being the default. The
range for FINE is from 0 to 255 with 0 being the default.
Given this, the gain can be adjusted in steps of approx-
imately 0.01dB.
Single-Port/Dual-Port Data Input Modes
The MAX5895 is capable of capturing data in single-
port and dual-port modes (selected through bit 6,
address 02h). In single-port mode, the data for both
channels is input through the A port (A15–A0).
The channel for the input data is determined through
the state of the SELIQ/B15 (pin 26) bit. When SELIQ is
set to logic-high, the input data is presented to the
I-channel, when set to logic-low, the input data is
presented to the Q-channel. The unused B-port inputs
(DATACLK/B14, B13–B0) should be grounded when
running in single-port mode.
Dual-port mode, as the name implies, requires that
each channel receives its data from a separate data
bus. SELIQ/B15 and DATACLK/B14 revert to data bit
inputs for the Q-channel in dual-port mode.
The MAX5895 control registers can be programmed to
allow either signed or unsigned binary format (bit 7,
address 02h) data in either single-port or dual-port
mode. Table 3 shows the corresponding DAC output
levels when using signed or unsigned data modes.
Data Synchronization Modes
Data synchronization circuitry is provided to allow oper-
ation with an input data clock. The data clock must be
frequency locked to the DAC clock (f
DAC
), but can
have arbitrary phase with respect to the DAC clock.
The synchronization circuitry allows for phase jitter on
the input data clock of up to ±1 data clock cycles.
Synchronization is initially established when the reset
pin is asynchronously deasserted and the input data
clock has been running for at least 4 clock cycles.
Subsequently, the MAX5895 monitors the phase rela-
I
I
4
COARSE
I
FINE
256
OUTFS
REF
REF
32
=
×
+
×
3
1
16
3
1024
24
I
x OFFSET
2
16
x I
OFFSET
OUTFS
=
4
M
16-Bit, 500Msps Interpolating and Modulating
Dual DAC with CMOS Inputs
______________________________________________________________________________________
17
DIGITAL INPUT CODE
OFFSET
BINARY
(UNSIGNED)
TWO'S
COMPLEMENT
(SIGNED)
O U T_ P
OUT_N
0000 0000 0000 0000
1000 0000 0000 0000
0
I
OUTFS
I
OUTFS
/ 2
0111 1111 1111 1111
0000 0000 0000 0000
I
OUTFS
/ 2
1111 1111 1111 1111
0111 1111 1111 1111
I
OUTFS
0
Table 3. DAC Output Code Table
相關(guān)PDF資料
PDF描述
MAX5895EGK 16-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs
MAX5901ACEUT Analog IC
MAX5927 Low-Voltage. Quad. Hot-Swap Controllers/Power Sequencers
MAX5929 Low-Voltage. Quad. Hot-Swap Controllers/Power Sequencers
MAX5930 Low-Voltage. Triple. Hot-Swap Controllers/Power Sequencers/Voltage Trackers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX5895EGK+D 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EGK+TD 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EGK-D 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EGK-TD 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EVCMOD2 功能描述:數(shù)模轉(zhuǎn)換器- DAC Evaluation Kit for the MAX5893/MAX5894/MAX5895 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube