- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2011 > MAX5725AAUP+T (Maxim Integrated Products)IC DAC 12BIT SRL 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | MAX5725AAUP+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 25/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT SRL 20TSSOP |
| 標準包裝： | 2,500 |
| 設(shè)置時間： | 4.5µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 1.08W |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 8 電流，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
MAX5723/MAX5724/MAX5725
Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered
Output DACs with Internal Reference and SPI Interface
31
Maxim Integrated
Applications Information
Power-On Reset (POR)
When power is applied to VDD and VDDIO, the DAC out-
put is set to zero scale. To optimize DAC linearity, wait
until the supplies have settled and the internal setup and
calibration sequence completes (200Fs, typ).
Power Supplies and
Bypassing Considerations
Bypass VDD and VDDIO with high-quality ceramic capac-
itors to a low-impedance ground as close as possible to
the device. Minimize lead lengths to reduce lead induc-
tance. Connect the GND to the analog ground plane.
Layout Considerations
Digital and AC transient signals on GND can create noise
at the output. Connect GND to form the star ground for
the DAC system. Refer remote DAC loads to this system
ground for the best possible performance. Use proper
grounding techniques, such as a multilayer board with a
low-inductance ground plane, or star connect all ground
return paths back to the MAX5723/MAX5724/MAX5725
GND. Carefully layout the traces between channels to
reduce AC cross-coupling. Do not use wire-wrapped
boards and sockets. Use shielding to minimize noise immu-
nity. Do not run analog and digital signals parallel to one
another, especially clock signals. Avoid routing digital lines
underneath the MAX5723/MAX5724/MAX5725 package.
Definitions
Integral Nonlinearity (INL)
INL is the deviation of the measured transfer function
from a straight line drawn between two codes once offset
and gain errors have been nullified.
Differential Nonlinearity (DNL)
DNL is the difference between an actual step height and
the ideal value of 1 LSB. If the magnitude of the DNL P
1 LSB, the DAC guarantees no missing codes and is
monotonic. If the magnitude of the DNL R 1 LSB, the DAC
output may still be monotonic.
Offset Error
Offset error indicates how well the actual transfer function
matches the ideal transfer function. The offset error is
calculated from two measurements near zero code and
near maximum code.
Gain Error
Gain error is the difference between the ideal and the
actual full-scale output voltage on the transfer curve,
after nullifying the offset error. This error alters the slope
of the transfer function and corresponds to the same
percentage error in each step.
Zero-Scale Error
Zero-scale error is the difference between the DAC
output voltage when set to code zero and ground. This
includes offset and other die level nonidealities.
Full-Scale Error
Full-scale error is the difference between the DAC output
voltage when set to full scale and the reference volt-
age. This includes offset, gain error, and other die level
nonidealities.
Settling Time
The settling time is the amount of time required from the
start of a transition, until the DAC output settles to the new
output value within the converter’s specified accuracy.
Digital Feedthrough
Digital feedthrough is the amount of noise that appears
on the DAC output when the DAC digital control lines are
toggled.
Digital-to-Analog Glitch Impulse
A major carry transition occurs at the midscale point
where the MSB changes from low to high and all other
bits change from high to low, or where the MSB changes
from high to low and all other bits change from low to
high. The duration of the magnitude of the switching
glitch during a major carry transition is referred to as the
digital-to-analog glitch impulse. Although all bits change,
larger steps may lead to larger glitch energy.
The digital-to-analog power-up glitch is the duration of
the magnitude of the switching glitch that occurs as the
device exits power-down mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5735BUTN+ | IC DAC 16BIT 32CHAN SER 56-TQFN |
| MAX5741AUB+T | IC DAC 10BIT QUAD LP SER 10-UMAX |
| MAX5754UTN+ | IC DAC 14BIT 32CHAN SER 56-TQFN |
| MAX5774UCB+D | IC DAC 14BIT 32CHAN SER 64-TQFP |
| MAX5811PEUT+T | IC DAC SERIAL 10BIT 1CH SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5725AEVKIT# | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX5725 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX5725AWP+T | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8Ch 12Bit Buffered Output DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5725BAUP+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC MAX5725BAUP+ RoHS:否 制造商:Maxim Integrated 轉(zhuǎn)換器數(shù)量: DAC 輸出端數(shù)量: 轉(zhuǎn)換速率: 分辨率: 接口類型: 穩(wěn)定時間: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| MAX5725BAUP+T | 制造商:Maxim Integrated Products 功能描述:ULTRA-SMALL, OCTAL-CHANNEL, 8-/10-/12-BIT BUFFERED OUTPUT DA - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC DAC 12BIT SPI/SRL 8CH 20TSSOP 制造商:Maxim Integrated Products 功能描述:Digital to Analog Converters - DAC MAX5725BAUP+T |
| MAX5725EVKIT# | 制造商:Maxim Integrated Products 功能描述:EV KIT FOR MAX5725 12B 8 CHANNEL DAC WITH SPI INTERFACE - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。