- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384673 > MAX4455ECQ (MAXIM INTEGRATED PRODUCTS INC) Triple Differential Transceivers 20-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX4455ECQ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 畫面疊加 |
| 英文描述： | Triple Differential Transceivers 20-SOIC -40 to 85 |
| 中文描述： | ON-SCREEN DISPLAY IC, PQFP100 |
| 封裝： | 14 X 14 MM, 1 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 15/30頁 |
| 文件大?。?/td> | 663K |
| 代理商： | MAX4455ECQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
M
Arbitrary Graphics On-Screen Display
Video Generator
______________________________________________________________________________________
15
LOSALL
This register is common to all eight channels and
reflects the status of sync presence on each of the
eight VIDIN_ inputs. If valid composite sync is present
at each of the eight VIDIN_ inputs, this register contains
all zeros. If any channel loses sync for more than one
horizontal line period, a flag is set for that respective
channel indicating sync loss. Normally, the host
processor polls this register periodically and checks for
nonzero flag bits, indicating loss of video on any or all
channels. This feature detects vandalism, security
threats, or simple camera/link failure. The loss of sync
register is described below:
MWRITE
Multiple write command register. Trigger multiple write
operations to OSD frame buffer memory by writing to
MWRITE, specifying which channels should receive
data. This is useful in updating graphics common to
multiple channels (i.e., time of day, etc.). Writing a 1
triggers writes to the desired channel as defined below.
This register autoclears itself after a multiple write cycle
completes. The multiple write register is described
below:
Control
Control bits for the multichannel block register. VINC,
when set to 1, enables autoincrement of QPLINEH/L in
the multichannel block after each host multichannel
write to OSD memory. HINC, when set to 1, enables
autoincrement of QPHORIZ in the multichannel block
after each host multichannel write operation to OSD
buffer memory. The control register is described below:
BIT7
0
BIT0
0
0
0
VINC
HINC
0
0
BIT7
Ch7
BIT0
Ch0
Ch6
Ch5
Ch4
Ch3
Ch2
Ch1
BIT7
Ch7
BIT0
Ch0
Ch6
Ch5
Ch4
Ch3
Ch2
Ch1
Detailed Description of the Multichannel
Block Registers
QPH, QPL
Pixel data is read/written 16 bits at a time to the quad
pixel registers due to the SDRAM memory organization.
The most significant 4 bits (nybble) of QPH represents
the leftmost pixel and the least significant 4 bits of QPL
represents the rightmost pixel (4 bits per pixel). Table 1
shows pixel data mapping. QPH and QPL for the multi-
channel block is read/written the same as the individual
channel-N register function, except multichannel pixel
data is used for multiple write operations to selected
channels.
QPHORIZ
This 8-bit value is the address of the quad pixel within
the line specified by QPLINE HI and QPLINE LO. A
zero value in QPHORIZ addresses the leftmost dis-
played quad pixel in the specified line and increasing
QPHORIZ addresses indexes towards the right-hand
side of the video screen. This register addresses multi-
channel write operations. Valid values range from zero
to 177. Write a 1 in the HINC bit of the multichannel
CONTROL register to enable autoincrement of
QPHORIZ. QPHORIZ autoincrement saturates at 177.
QPLINEH, QPLINEL
This 9-bit address specifies the horizontal line of the
quad pixel to be accessed (host read or write). QPLINE
HI is only 1 bit that resides in the LSB (bit 0) of the
QPLINE HI register. The lower 8 bits of the 9-bit
address are specified by QPLINE LO. Valid displayed
line numbers range from 0 to 483 NTSC (511 PAL). This
register is used for addressing for multichannel write
operations. Write a 1 in the VINC bit of the channel
CONTROL register to enable autoincrement of
QPLINE_. QPLINE_ autoincrement saturates at 511.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX445CPG | Triple Differential Transceivers 20-SSOP -40 to 85 |
| MAX4504EPA | Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches |
| MAX4504ESA | Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches |
| MAX4504EUK | Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches |
| MAX4503 | Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX4455ECQ+D | 功能描述:視頻開關(guān) IC RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:4 開啟電阻（最大值）:12 Ohms 傳播延遲時(shí)間: 開啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:WQFN-42 封裝:Reel |
| MAX4455ECQ+TD | 功能描述:視頻開關(guān) IC Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:4 開啟電阻（最大值）:12 Ohms 傳播延遲時(shí)間: 開啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:WQFN-42 封裝:Reel |
| MAX4455ECQ-T | 功能描述:視頻開關(guān) IC RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:4 開啟電阻（最大值）:12 Ohms 傳播延遲時(shí)間: 開啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:WQFN-42 封裝:Reel |
| MAX4455EVKIT | 制造商:Maxim Integrated Products 功能描述:ARBITRARY GRAPHICS ON-SCREEN DISPLAY VIDEO GE - Bulk |
| MAX4455EVSYS | 制造商:Maxim Integrated Products 功能描述:ARBITRARY GRAPHICS ON-SCREEN DISPLAY VIDEO GE - Bulk 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。