- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385522 > MAX19713ETN (MAXIM INTEGRATED PRODUCTS INC) 10-Bit, 45Msps, Full-Duplex Analog Front-End PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX19713ETN |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | 10-Bit, 45Msps, Full-Duplex Analog Front-End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, QCC56 |
| 封裝： | 7 X 7 MM, 0.80 MM HEIGHT, MO-220, TQFN-56 |
| 文件頁(yè)數(shù)： | 27/37頁(yè) |
| 文件大?。?/td> | 892K |
| 代理商： | MAX19713ETN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
M
clock by the appropriate divisor (set with bits AD7,
AD8, and AD9; see Table 16) and provides the conver-
sion clock to the auxiliary ADC. The auxiliary ADC has a
maximum conversion rate of 333ksps. The maximum
conversion clock frequency is 4MHz (333ksps x 12
clocks). Choose the proper divider value to keep the
conversion clock frequency under 4MHz, based upon
the system CLK frequency supplied to the MAX19713
(see Table 16). The total conversion time (t
CONV
) of the
auxiliary ADC can be calculated as t
CONV
= (12 x
N
AVG
x N
DIV
) / f
CLK
; where N
AVG
is the number of
averages (see Table 15), N
DIV
is the CLK divisor (see
Table 16), and f
CLK
is the system CLK frequency.
Reading DOUT from the Aux-ADC
DOUT is normally in a high-impedance condition. Upon
setting the auxiliary ADC start conversion bit (bit AD0),
DOUT becomes active and goes high, indicating that
the aux-ADC is busy. When the conversion cycle is
complete (including averaging), the data is placed into
an output register and DOUT goes low, indicating that
the output data is ready to be driven onto DOUT. When
bit AD10 is set (AD10 = 1), the aux-ADC enters a data
output mode where data is available at DOUT on the
next low assertion of
CS
/WAKE. The auxiliary ADC data
is shifted out of DOUT (MSB first) with the data transi-
tioning on the falling edge of the serial clock (SCLK).
Since a DOUT read requires 16 bits, DOUT holds the
value of the last conversion data bit for the last 6 bits (6
least significant bits) following the aux-ADC conversion
data. DOUT enters a high-impedance state when
CS
/WAKE is deasserted high. When bit AD10 is
cleared (AD10 = 0), the aux-ADC data is not available
on DOUT (see Table 17).
After the aux-ADC completes a conversion, the data
result is loaded to an output register waiting to be shift-
ed out. No further conversions are possible until data is
shifted out. This means that if the first conversion com-
mand sets AD10 = 0, AD0 = 1, then it cannot be fol-
lowed by conversion commands setting AD10 = 0, AD0
= 1 or AD10 = 1, AD0 = 1. If this sequence of com-
mands is inadvertently used then DOUT is disabled. To
resume normal operation set AD0 = 0.
10-Bit, 45Msps, Full-Duplex
Analog Front-End
______________________________________________________________________________________
27
AD1
0
1
SELECTION
Internal 2.048V Reference (Default)
Internal V
DD
Reference
Table 13. Auxiliary ADC Reference
Table 14. Auxiliary ADC Input Source
AD3
AD2
0
0
0
1
1
0
1
1
Aux-ADC INPUT SOURCE
ADC1 (Default)
ADC2
V
DD
/ 2
OV
DD
/ 2
Table 12. Auxiliary ADC Convert
AD0
0
1
SELECTION
Aux-ADC Idle (Default)
Aux-ADC Start-Convert
Table 15. Auxiliary ADC Averaging
AD6
AD5
AD4
0
0
0
1 Conversion (No Averaging) (Default)
0
0
1
Average of 2 Conversions
0
1
0
Average of 4 Conversions
0
1
1
Average of 8 Conversions
1
0
0
Average of 16 Conversions
1
0
1
Average of 32 Conversions
1
1
X
Average of 32 Conversions
Table 16. Auxiliary ADC Clock (CLK)
Divider
AD9
AD8
AD7
Aux-ADC CONVERSION CLOCK
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Aux-ADC AVERAGING
CLK Divided by 1 (Default)
CLK Divided by 2
CLK Divided by 4
CLK Divided by 8
CLK Divided by 16
CLK Divided by 32
CLK Divided by 64
CLK Divided by 128
X = Don’t care.
Table 17. Auxiliary ADC Data Output
Mode
AD10
0
Aux-ADC Data is Not Available on DOUT (Default)
SELECTION
1
Aux-ADC Enters Data Output Mode Where
Data is Available on DOUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX2003A | Fast-Charge Battery Chargers(NICD/NIMH,可充電池?cái)?shù)1~16個(gè),電池快速充電器) |
| MAX2021ETX | High-Dynamic-Range, Direct Up-/Downconversion 750MHz to 1200MHz Quadrature Mod/Demod |
| MAX2021ETX-T | High-Dynamic-Range, Direct Up-/Downconversion 750MHz to 1200MHz Quadrature Mod/Demod |
| MAX2021 | 1700MHz to 2200MHz High-Linearity, SPI-Controlled DVGA with Integrated Loopback Mixer |
| MAX2023 | 1700MHz to 2200MHz High-Linearity, SPI-Controlled DVGA with Integrated Loopback Mixer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX19713ETN+ | 功能描述:ADC / DAC多通道 45Msps CODEC/AFE Full Duplex RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19713ETN+GH7 | 功能描述:ADC / DAC多通道 10-Bit 45Msps Full-Duplex Analog Front-End RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19713ETN+T | 功能描述:ADC / DAC多通道 45Msps CODEC/AFE Full Duplex RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19713ETN+TGH7 | 功能描述:ADC / DAC多通道 10-Bit 45Msps Full-Duplex Analog Front-End RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19713ETN-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。