- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1936 > MAX1441GUP/V+ (Maxim Integrated Products)IC PROXMITY SENSOR 2CH 20-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1441GUP/V+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROXMITY SENSOR 2CH 20-TSSOP |
| 其它有關(guān)文件： | Automotive Product Guide |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 類型： | 觸控式傳感器 |
| 輸入類型： | 數(shù)字 |
| 輸出類型： | 數(shù)字 |
| 接口： | JTAG，串行 |
| 電流 - 電源： | 100µA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
MAX1441
Automotive, Two-Channel Proximity and
Touch Sensor
15
Table 5. Special-Purpose Register Bit Description (continued)
REGISTER
DESCRIPTION
IMR.1–IM1
Interrupt Mask 1. This bit is the module level interrupt enable for register module 1. To activate the
interrupt request from module 1, the IGE and IM1 must be set and the INS is not set. Clearing this bit to
0 disables all interrupt sources in module 1.
IMR[6:2]
Reserved. Read returns 0.
IMR.7–IMS
Interrupt Mask 7. This bit is the module level interrupt enable for SPR modules. To activate the interrupt
request from any SPR modules, the IGE and IMS must be set and the INS is not set. Clearing this bit to
0 disables all interrupt sources in all SPR modules.
This bit is read only and defaults to 1 on all forms of reset.
SC (08h, 08h)
System Control Register (8-Bit Register)
Initialization
This register is set to 82h on POR and set to 1000 00s0b on all other forms of reset.
Read/Write Access
Unrestricted read. See the following bit definition for write restriction.
SC.0
Reserved. Read returns 0.
SC.1–PWL
Password Lock. This bit defaults to 1 on a power-on reset. When this bit is 1, it requires a 32-byte
password to be matched with the password in the program space before allowing access to the ROM
loader’s utilities for read/write of program memory and debug functions.
SC.2–ROD
ROM Operation Done. This bit is used to signify completion of a ROM operation sequence to the con-
trol units. This allows the debug engine to determine the status of a ROM sequence. Setting this bit to
logic 1 causes an internal system reset if the SPE bit is also set. Setting the ROD bit clears the SPE bit
if it is set and the ROD bit is automatically cleared by hardware once the control unit acknowledges the
done indication.
Setting this bit to 1 causes either an internal system reset or the debug engine to execute a com-
mand to clear this bit. Either way, the applicable code is never able to read a 1 from this bit.
SC[6:3]
Reserved. Read returns 0.
SC.7–TAP
Test Access (JTAG) Port Enable. This bit controls whether the test access port special function pins
are enabled. The TAP defaults to being enabled. Clearing this bit to 0 disables the TAP special function
on the JTAG pins.
IIR (0Bh, 08h)
Interrupt Identification Register (8-Bit Register)
Initialization
This register is cleared to 00h on all forms of reset.
Read/Write Access
Unrestricted direct read. Write access is a no operation.
IIR.0–II0
Interrupt ID 0. When this bit is set to 1, it indicates that there is at least one pending interrupt in module
0. This bit is set only if the interrupt flag and its corresponding enable bit are set. The II0 is cleared by
hardware when the interrupt source is disabled or the flag is cleared by software.
IIR.1–II1
Interrupt ID 1. When this bit is set to 1, it indicates that there is at least one pending interrupt in module
1. This bit is set only if the interrupt flag and its corresponding enable bit are set. The II1 is cleared by
hardware when the interrupt source is disabled or the flag is cleared by software.
IIR[6:2]
Reserved. Read returns 0.
IIR.7–IIS
Interrupt ID System. When this bit is set to 1, it indicates that there is at least one pending interrupt in
SPR modules. This bit is set only if the interrupt flag and its corresponding enable bit is set. The IIS is
cleared by hardware when the interrupt source is disabled or the flag is cleared by software.
CKCN (0Eh, 08h)
System Clock Control Register (8-Bit Register)
Initialization
This register is set to 060h on all forms of resets.
Read/Write Access
Unrestricted read. See the following bit description for write restriction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX14502AETL+T | IC CARD READER USB-SD 40-TQFN |
| MAX14505EWC+T | IC SWITCH DUAL SPDT 12WLP |
| MAX14523BATA/V+T | IC CURRENT LIMIT SWITCH 8TDFN |
| MAX1452AAE+T | IC SENSOR SIGNAL COND 16-SSOP |
| MAX14531EEWC+T | IC USB SWITCH DP3T 12WLP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1441IUP+ | 功能描述:電容觸摸傳感器 RoHS:否 制造商:Microchip Technology 電源電壓: 通道數(shù)量: 封裝 / 箱體: 尺寸: 溫度范圍: |
| MAX1441IUP+T | 功能描述:電容觸摸傳感器 RoHS:否 制造商:Microchip Technology 電源電壓: 通道數(shù)量: 封裝 / 箱體: 尺寸: 溫度范圍: |
| MAX1444EHJ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1444EHJ/V+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ANALOG TO DIGITAL CONVERTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1444EHJ/V+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 40Msps 3.0V Low-Power ADC with Internal Reference RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。