參數(shù)資料
型號(hào): MAX106CHC
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: ADC
英文描述: 【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track/Hold Amplifier
中文描述: 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PBGA192
封裝: 25 X 25 MM, ESBGA-192
文件頁(yè)數(shù): 19/32頁(yè)
文件大小: 758K
代理商: MAX106CHC
M
±5V, 600Msps, 8-Bit ADC with On-Chip
2.2GHz Bandwidth Track/Hold Amplifier
______________________________________________________________________________________
19
The dynamic performance of the data converter is
essentially unaffected by clock-drive power levels from
-10dBm (100mV clock signal amplitude) to +10dBm
(1V clock signal amplitude). The MAX106 dynamic per-
formance specifications are determined by a single-
ended clock drive of +4dBm (500mV clock signal
amplitude). To avoid saturation of the input amplifier
stage, limit the clock power level to a maximum of
+10dBm.
Differential Clock Inputs (Sine-Wave Drive)
The advantages of differential clock drive (Figure 13b,
Table 5) can be obtained by using an appropriate
balun or transformer to convert single-ended sine-wave
sources into differential drives. The precision on-chip
laser-trimmed 50
clock-termination resistors ensure
excellent amplitude matching. See Single-Ended Clock
Inputs (Sine-Wave Drive) for proper input amplitude
requirements.
Single-Ended Clock Inputs (ECL Drive)
Configure the MAX106 for single-ended ECL clock
drive by connecting the clock inputs as shown in Figure
13c (Table 5). A well-bypassed V
BB
supply (-1.3V) is
essential to avoid coupling noise into the undriven
clock input, which would degrade the dynamic perfor-
mance.
Differential Clock Inputs (ECL Drive)
The MAX106 may be driven from a standard differential
(Figure 13d, Table 5) ECL clock source by setting the
clock termination voltage at CLKCOM to -2V. Bypass
the clock-termination return (CLKCOM) as close to the
ADC as possible with a 0.01μF capacitor connected to
GNDI.
CLK+
CLK- = 0V
+0.5V
-0.5V
NOTE:
CLKCOM = 0V
t
Figure 13a. Single-Ended Clock Input Signals
CLK+
-0.8V
-1.8V
t
CLK- = -1.3V
NOTE:
CLKCOM = -2V
Figure 13c. Single-Ended ECL Clock Drive
CLK+
CLK-
+0.5V
-0.5V
t
NOTE:
CLKCOM = 0V
Figure 13b. Differential Clock Input Signals
CLK+
CLK-
-0.8V
-1.8V
t
NOTE:
CLKCOM = -2V
Figure 13d. Differential ECL Clock Drive
相關(guān)PDF資料
PDF描述
MAX106 【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track/Hold Amplifier
MAX1071CTC-T 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs
MAX1070CTC-T 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs
MAX1070 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs
MAX1070ETC-T 1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX106CHC-D 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 600MSPS 8BIT PARALLEL 192PIN ESBGA - Rail/Tube
MAX106CHC-TD 制造商:Maxim Integrated Products 功能描述:ADC SGL FLASH 600MSPS 8BIT PARALLEL 192PIN ESBGA - Tape and Reel
MAX106EVKIT 制造商:Maxim Integrated Products 功能描述:KIT PKG - Bulk
MAX107 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Dual, 6-Bit, 400Msps ADC with On-Chip, Wideband Input Amplifier
MAX1070 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:1.5Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs