- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98006 > M37735MHBXXXFP 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M37735MHBXXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 30/90頁 |
| 文件大?。?/td> | 1575K |
| 代理商： | M37735MHBXXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
36
MITSUBISHI MICROCOMPUTERS
M37735MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
control register 0/1 in the transmission clock output multiple-selection
mode. Furthermore, Table 6 shows the function of bits 5 and 4
(Transmission clock output pin selection bits, TC1 and TC0) of the
serial transmit control register. As shown in Table 5, the transmission
clock is output from the CLK0, CLKS0, or CLKS1 pin depending on
TC1, TC0. Do not change the value of TC1 and TC0 during transferring.
The transmission clock polarity also depends on bit 6 (CPL) of the
UART0 transmit/receive control register 0.
When the transmission register becomes empty after its contents
has been transmitted, data is automatically transferred from the
transmission buffer register to the transmission register if the next
transmission start condition is satisfied. If bit 2 of the UARTj transmit/
receive control register 0 is “1”, CTSj input is ignored and transmission
start is controlled only by the TEj flag and TIj flag. Once transmission
has started, the TEj flag, TIj flag, and CTSj signals are ignored until
data transmission completes. Therefore, transmission is not interrupt
even when CTSj input is changed to “H” during transmission.
As shown in Figure 42, CTSj and flags TEj and TIj, which indicate the
transmission start condition, are checked while the TENDj signal is
“H”. Therefore, data can be transmitted continuously if the next
transmission data is written in the transmission buffer register and
the TIj flag is cleared to “0” before the TENDj signal level becomes H”.
The bit 3 (TXEPTYj flag) of the UARTj transmit/receive control register
0 changes to “1” at the next cycle after the TENDj signal level becomes
“H”. Furthermore, the TxEPTYj flag changes to “0” when transmission
starts. Therefore, this flag can be used to determine whether data
transmission has been completed.
When the TIj flag changes from “0” to “1”, the interrupt request bit in
the UARTj transmission (transmit/receive in UART2) interrupt control
register is set to “1”.
Since UART0 has three output pins (CLK0, CLKS0, and CLKS1) for
the transmission clock, the user can select one from these pins when
using the internal clock. Accordingly, data can be transmitted to three
external receive devices which will not receive data at the same time.
Figure 43 shows the extrnal connection diagram example.
To select the transmission clock output multiple-selection mode, it is
necessary to set bits 5 and 4 of the serial transmit control register. In
addition, it is necessary to select the internal clock, to disable CTS
and RTS, and disable reception, with the UART0 transmit/receive
mode register and the UART0 transmit/receive control register 0/1.
Figure 44 shows the bit configuration of the serial transmit control
register and Figure 45 shows the bit configuration of the UART0
transmit/receive mode register and the UART0 transmit/receive
Fig. 44 Bit configuration of serial transmit control register
Table 6. Relationship between transmission clock output pin selection
bits and pin functions
Transmission clock
output pin selection bits
0
CLK0
RXD0
P8/CTS0/RTS0
0
1
CLK0
“H” (Note2)
P80
1
0
“H”
CLKS0
P80
1
“H”
“H” (Note2)
CLKS1
TC1
TC0
P81
P82
P80
RXD0
CTS0
/RTS0
CLK0
CLKS0
CLKS1
Notes 1. In this table, the CLK polarity selection bit (CPL) is “0”.
When CPL is “1”, “H” in this table becomes “L”. The polarity
of CLK0, CLKS0, or CLKS1 also depends on CPL.
2. When bit 2 of the port P8 direction register is “1”, “H” is
output. When this bit is “0”, floating is entered.
Fig. 43 External connection diagram example in the transmission clock output multiple-selection mode
DIN
CLK
DIN
CLK
DIN
CLK
TXD0
CLKS1
CLKS0
CLK0
UART 0
Note. Clock synchronous serial I/O communication and internal clock are used.
This connection is applied only in transmission mode.
7
543
21
0
6
Serial transmit
control register
Transmission clock output pin selection bits
0 0 : Normal mode
(Clock is output only from CLK0)
0 1 : Multiple clocks are specified
(Clock is output from CLK0)
1 0 : Multiple clocks are specified
(Clock is output from CLKS0)
1 1 : Multiple clocks are specified
(Clock is output from CLKS1)
TC1 TC0
Adress
6E16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37735MHLXXXHP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37736EHLXXXHP | 16-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQFP100 |
| M37736M4BXXXGP | 16-BIT, MROM, MICROCONTROLLER, PQFP100 |
| M37751M6C-XXXFP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| M37753M6C-XXXFP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37735MHL | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37735MHL-143HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:PROM VERSION OF M37735MHLXXXHP |
| M37735MHLXXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37735S4BFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37735S4LHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。