- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299433 > M34C02-RMM1 (STMICROELECTRONICS) 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | M34C02-RMM1 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封裝： | 2 X 3 MM, VFDFPN-8 |
| 文件頁數(shù)： | 12/26頁 |
| 文件大?。?/td> | 388K |
| 代理商： | M34C02-RMM1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
M34C02
2/26
SUMMARY DESCRIPTION
The M34C02 is a 2 Kbit serial EEPROM memory
able to lock permanently the data in its first half
(from location 00h to 7Fh). This facility has been
designed specifically for use in DRAM DIMMs
(dual interline memory modules) with Serial
Presence Detect. All the information concerning
the DRAM module configuration (such as its
access speed, its size, its organization) can be
kept write protected in the first half of the memory.
This bottom half of the memory area can be write-
protected using a specially designed software
write protection mechanism. By sending the
device a specific sequence, the first 128 bytes of
the memory become permanently write protected.
Care must be taken when using this sequence as
its effect cannot be reversed. In addition, the
device allows the entire memory area to be write
protected, using the WC input (for example by
tieing this input to VCC).
These
I2C-compatible
electrically
erasable
programmable memory (EEPROM) devices are
organized as 256x8 bits.
Figure 2. Logic Diagram
I2C uses a two wire serial interface, comprising a
bi-directional data line and a clock line. The device
carries a built-in 4-bit Device Type Identifier code
(1010) in accordance with the I2C bus definition to
access the memory area and a second Device
Type Identifier Code (0110) to access the
Protection Register. These codes are used
together with three chip enable inputs (E2, E1, E0)
so that up to eight 2 Kbit devices may be attached
to the IC bus and selected individually.
The device behaves as a slave device in the I2C
protocol, with all memory operations synchronized
by the serial clock. Read and Write operations are
initiated by a START condition, generated by the
bus master. The START condition is followed by a
Device Select Code and RW bit (as described in
Table 2), terminated by an acknowledge bit.
When writing data to the memory, the memory
inserts an acknowledge bit during the 9th bit time,
following the bus master’s 8-bit transmission.
When data is read by the bus master, the bus
master acknowledges the receipt of the data byte
in the same way. Data transfers are terminated by
a STOP condition after an Ack for WRITE, and
after a NoAck for READ.
Figure 3. DIP, SO, TSSOP and VFDFPN
Connections (Top View)
Note: 1. See the pages after page 19 for package dimensions,
and how to identify pin-1.
Table 1. Signal Names
Power On Reset: VCC Lock-Out Write Protect
In order to prevent data corruption and inadvertent
Write operations during power up, a Power On
Reset (POR) circuit is included. The internal reset
is held active until VCC has reached the POR
threshold value, and all operations are disabled –
the device will not respond to any command. In the
same way, when VCC drops from the operating
voltage, below the POR threshold value, all
operations are disabled and the device will not
respond to any command.
9) must be applied before applying any logic
signal.
AI01931
3
E0-E2
SDA
VCC
M34C02
WC
SCL
VSS
E0, E1, E2
Chip Enable
SDA
Serial Data
SCL
Serial Clock
WC
Write Control
VCC
Supply Voltage
VSS
Ground
SDA
VSS
SCL
WC
E1
E0
VCC
E2
AI01932C
M34C02
1
2
3
4
8
7
6
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M368L1624DTM-LC4 | 16M X 64 DDR DRAM MODULE, 0.65 ns, DMA184 |
| M368L2923BUM-LC4 | 128M X 64 DDR DRAM MODULE, 0.65 ns, DMA184 |
| M368L2923DUN-CB3 | DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant) |
| M368L2923DUN-CCC | DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant) |
| M368L2923BUN-CB3 | Flash Memory IC; Memory Size:4Mbit; Supply Voltage Max:3V; Package/Case:48-FBGA; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes; Access Time, Tacc:90ns; Series:S29AL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34C02-RMN6T | 功能描述:電可擦除可編程只讀存儲器 5.5V 2K (256x8) RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M34C02-W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-WBN6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM For DIMM Serial Presence Detect |
| M34C02-WDW1G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
| M34C02-WDW1P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。