參數(shù)資料
型號： M30876MJA-XXXFP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, MROM, 32 MHz, MICROCONTROLLER, PQFP100
封裝： 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù)： 62/93頁
文件大小： 2401K
代理商： M30876MJA-XXXFP
5. Electrical Characteristics
Page 63 of 85
Switching Characteristics
(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85
°C unless otherwise specified)
Table 5.30
Memory Expansion Mode and Microprocessor Mode (when accessing external
memory space with multiplexed bus)
NOTES:
1. Values, which depend on BCLK frequency, can be obtained from the following equations.
109
f(BCLK) × 2
- 10 [ns]
th(RD-AD) =
109
f(BCLK) × 2
- 10 [ns]
th(WR-AD) =
109
f(BCLK) × 2
- 10 [ns]
th(RD-CS) =
109
f(BCLK) × 2
- 10 [ns]
th(WR-CS) =
109
f(BCLK) × 2
- 15 [ns]
th(WR-DB) =
2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.
109 × m
f(BCLK) × 2
- 25 [ns] (if external bus cycle is a
φ + bφ, m = (b × 2) - 1)
td(DB-WR) =
3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.
109 × n
f(BCLK) × 2
- 20 [ns] (if external bus cycle is a
φ + bφ, n = a)
td(AD-ALE) =
4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.
109 × n
f(BCLK) × 2
- 20 [ns] (if external bus cycle is a
φ + bφ, n = a)
th(ALE-AD) =
5. tc [ns] is added when recovery cycle is inserted.
Symbol
Parameter
Measurement
Condition
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address output delay time
18
ns
th(BCLK-AD)
Address output hold time (BCLK standard)
-3
ns
th(RD-AD)
Address output hold time (RD standard)(5)
(note 1)
ns
th(WR-AD)
Address output hold time (WR standard)(5)
(note 1)
ns
td(BCLK-CS)
Chip-select signal output delay time
18
ns
th(BCLK-CS)
Chip-select signal output hold time (BCLK standard)
-3
ns
th(RD-CS)
Chip-select signal output hold time (RD standard)(5)
(note 1)
ns
th(WR-CS)
Chip-select signal output hold time (WR standard)(5)
(note 1)
ns
td(BCLK-RD)
RD signal output delay time
18
ns
th(BCLK-RD)
RD signal output hold time
-5
ns
td(BCLK-WR)
WR signal output delay time
18
ns
th(BCLK-WR)
WR signal output hold time
-5
ns
td(DB-WR)
Data output delay time (WR standard)
(note 2)
ns
th(WR-DB)
Data output hold time (WR standard)(5)
(note 1)
ns
td(BCLK-ALE)
ALE signal output delay time (BCLK standard)
18
ns
th(BCLK-ALE)
ALE signal output hold time (BCLK standard)
-2
ns
td(AD-ALE)
ALE signal output delay time (address standard)
(note 3)
ns
th(ALE-AD)
ALE signal output hold time (address standard)
(note 4)
ns
tdz(RD-AD)
Address output float start time
8
ns
VCC1 = VCC2 = 5V
相關(guān)PDF資料
PDF描述
M30878MJB-XXXGP 32-BIT, MROM, 32 MHz, MICROCONTROLLER, PQFP144
M3087BFKAGP 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144
M30879FLFP 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
M3087BFLBGP#U5 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144
M30873FHGP 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30876MJA-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M30876MJB-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M30876MJB-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M30876MJ-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
M30876MJ-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*