![](http://datasheet.mmic.net.cn/30000/M30622F8PGP_datasheet_2359050/M30622F8PGP_284.png)
Flash Memory
284
Mitsubishi microcomputers
M16C / 62P Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Under
development
Preliminary Specifications Rev.1.0
Specifications in this manual are tentative and subject to change.
Pin
Description
VCC,VSS
Apply the voltage guaranteed for Program and Erase to Vcc pin and 0
V to Vss pin.
CNVSS
Connect to Vcc pin.
RESET
XIN
Connect a ceramic resonator or crystal oscillator between XIN and
XOUT pins. To input an externally generated clock, input it to XIN pin
and open XOUT pin.
XOUT
BYTE
Connect this pin to Vcc or Vss.
AVCC, AVSS
VREF
Connect AVss to Vss and AVcc to Vcc, respectively.
Enter the reference voltage for AD from this pin.
P00 to P07
Input "H" or "L" level signal or open.
P10 to P17
Input "H" or "L" level signal or open.
P20 to P27
Input "H" or "L" level signal or open.
P30 to P37
Input "H" or "L" level signal or open.
P40 to P47
Input "H" or "L" level signal or open.
P51 to P54,
P56, P57
Input "H" or "L" level signal or open.
P50
Input "H" level signal.
P55
Input "L" level signal.
P60 to P63
Input "H" or "L" level signal or open.
P64
Standard serial I/O mode 1: BUSY signal output pin
Standard serial I/O mode 2: Monitors the boot program operation
check signal output pin.
P65
P66
Serial data input pin
P67
Serial data output pin
P70 to P77
Input "H" or "L" level signal or open.
P80 to P84, P86,
P87
Input "H" or "L" level signal or open.
P90 to P97
Input "H" or "L" level signal or open.
P100 to P107
Input "H" or "L" level signal or open.
Name
Power input
CNVSS
Reset input
Clock input
Clock output
BYTE
Analog power supply input
Reference voltage input
Input port P0
Input port P1
Input port P2
Input port P3
Input port P4
Input port P5
CE input
EPM input
Input port P6
BUSY output
SCLK input
RxD input
TxD output
Input port P7
Input port P8
Input port P9
Input port P10
I/O
I
O
I
O
I
O
I
P85
NMI input
I
Connect this pin to Vcc.
Standard serial I/O mode 1: Serial clock input pin
Standard serial I/O mode 2: Input "L".
P120 to P127
Input "H" or "L" level signal or open.
P130 to P137
Input "H" or "L" level signal or open.
Input port P12
Input port P13
I
P110 to P117
Input port P11
I
Input "H" or "L" level signal or open.
P140 to P147
Input "H" or "L" level signal or open.
Input port P14
I
Reset input pin. While RESET pin is "L" level, input a 20 cycle or
longer clock to XIN pin.
(Note 1)
(Note 2)
Table 1.27.7. Pin Functions (Flash Memory Standard Serial I/O Mode)
___________
Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET
pin is pulled low. Therefore, connect this pin to VCC via a resistor. Because this pin is directed for
data output after reset, adjust the pull-up resistance value in the system so that data transfers will
not be affected.
Note 2: Available in only the 128-pin version.