![](http://datasheet.mmic.net.cn/30000/M30260M3A-XXXGP-U5_datasheet_2358673/M30260M3A-XXXGP-U5_64.png)
7. Clock Generation Circuit
page 50
8
2
3
f
o
5
0
2
,
5
1
.
r
a
M
0
.
1
.
v
e
R
0
1
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
Table 7.6.1. Allowed Transition and Setting
High-speed mode,
middle-speed mode
On-chip oscillator mode
Stop mode
Wait mode
On-chip oscillator
low power dissipation
mode
PLL operation mode2
Low power dissipation
mode
Low-speed mode2
Current
state
State after transition
See Table A
8
--
(8)
(18)5
(9)7
--
(10)
(11)1, 6
(12)3
(14)4
--
(13)3
(15)
--
(10)
--
(18)
--
(16)1
(17)
(16)1
(17)
(16)1
(17)
(16)1
(17)
(16)1
(17)
--
(18)5
(18)
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(17)
(18)
Setting
Operation
CM04 = 0
Sub clock turned off
CM04 = 1
Sub clock oscillating
CM06 = 0,
CPU clock no division mode
CM17 = 0 , CM16 = 0
CM06 = 0,
CPU clock division by 2 mode
CM17 = 0 , CM16 = 1
CM06 = 0,
CPU clock division by 4 mode
CM17 = 1 , CM16 = 0
CM06 = 1
CPU clock division by 8 mode
CM06 = 0,
CPU clock division by 16 mode
CM17 = 1 , CM16 = 1
CM07 = 0
Main clock, PLL clock,
or on-chip oscillator clock selected
CM07 = 1
Sub clock selected
CM05 = 0
Main clock oscillating
CM05 = 1
Main clock turned off
PLC07 = 0,
CM11 = 0
Main clock selected
PLC07 = 1,
CM11 = 1
PLL clock selected
CM21 = 0
Main clock or PLL clock selected
CM21 = 1
On-chip oscillator clock selected
CM10 = 1
Transition to stop mode
wait instruction
Transition to wait mode
Hardware interrupt
Exit stop mode or wait mode
Notes:
1. Avoid making a transition when the CM21 bit is set to “1” (oscillation stop, re-oscillation detection function enabled).
Set the CM21 bit to “0” (oscillation stop, re-oscillation detection function disabled) before transiting.
2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock.
Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function clock.
3. PLL operation mode can only be entered from and changed to high-speed mode.
4. Set the CM06 bit to “1” (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode.
5. When exiting stop mode, the CM06 bit is set to “1” (division by 8 mode).
6. If the CM05 bit is set to “1” (main clock stop), then the CM06 bit is set to “1” (division by 8 mode).
7. A transition can be made only when sub clock is oscillating.
8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.
--: Cannot transit
(11)1
High-speed mode,
middle-speed mode
On-chip oscillator
mode
Stop mode
Wait mode
On-chip oscillator
low power
dissipation mode
PLL operation
mode2
Low power
dissipation mode
Low-speed mode2
See Table A
8
See Table A
8
(3)
(4)
(5)
(7)
(5)
(7)
(6)
No
division
Divided
by 2
(3)
(4)
(5)
(7)
(6)
(1)
(2)
--
Sub clock oscillating
Sub clock turned off
--: Cannot transit
Divided
by 4
Divided
by 8
Divided
by 16
No
division
Divided
by 2
Divided
by 4
Divided
by 8
Divided
by 16
No division
Divided by 4
Sub
clock
oscillating
Sub
clock
turned
of
f
Divided by 8
Divided by 16
Divided by 2
No division
Divided by 4
Divided by 8
Divided by 16
Divided by 2
9. ( ) : setting method. Refer to following table.
CM04, CM05, CM06, CM07 : bits in the CM0 register
CM10, CM11, CM16, CM17 : bits in the CM1 register
CM20, CM21
: bits in the CM2 register
PLC07
: bit in the PLC0 register