fCLK Clock Frequency (Note 6) (Note 9) 0" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� LTC1287CCN8
寤犲晢锛� Linear Technology
鏂囦欢闋佹暩(sh霉)锛� 9/16闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC DATA ACQ SYS 12BIT 3V 8-DIP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 50
椤炲瀷锛� 鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛�
鍒嗚鲸鐜囷紙浣嶏級锛� 12 b
閲囨ǎ鐜囷紙姣忕锛夛細 30k
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶锛屽苟鑱�(li谩n)
闆诲闆绘簮锛� 鍠浕婧�
闆绘簮闆诲锛� 3V
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 閫氬瓟
灏佽/澶栨锛� 8-DIP锛�0.300"锛�7.62mm锛�
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-PDIP
鍖呰锛� 绠′欢
2
LTC1287
1287fa
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fCLK
Clock Frequency
(Note 6)
(Note 9)
0.5
MHz
tSMPL
Analog Input Sample Time
See Operating Sequence
1.5
CLK Cycles
tCONV
Conversion Time
See Operating Sequence
12
CLK Cycles
tCYC
Total Cycle Time
See Operating Sequence (Note 6)
14 CLK+5.0
s
Cycles
tdDO
Delay Time, CLK
鈫搕o DOUT Data Valid
See Test Circuits
q
250
450
ns
tdis
Delay Time, CS
鈫� to DOUT Hi-Z
See Test Circuits
q
80
160
ns
ten
Delay Time, CLK
鈫� to DOUT Enabled
See Test Circuits
q
130
250
ns
The q denotes the specifications
which apply over the full operating temperature range, otherwise specifications are at TA = 25掳C. (Note 3)
The q denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at TA = 25掳C. (Note 3)
WU
U
PACKAGE/ORDER I FOR ATIO
A
U
G
W
A
W
U
W
A
R
BSOLUTEXI
TI
S
(Notes 1 and 2)
Supply Voltage (VCC) to GND.................................. 12V
Voltage
Analog and Reference Inputs .... 鈥�0.3V to VCC + 0.3V
Digital Inputs ........................................ 鈥�0.3V to 12V
Digital Outputs .......................... 鈥�0.3V to VCC + 0.3V
Power Dissipation ............................................. 500mW
Operating Temperature Range .................... 0
掳C to 70掳C
Storage Temperature Range ................. 鈥�65
掳C to 150掳C
Lead Temperature (Soldering, 10 sec.)................ 300
掳C
ORDER PART
NUMBER
LTC1287BCN8
LTC1287CCN8
LTC1287B
LTC1287C
CO VERTER A D
ULTIPLEXER CHARACTERISTICS
UU W
AC CHARACTERISTICS
LTC1287B/LTC1287C
鈥� 0.05V to VCC + 0.05V
TJMAX = 150掳C, 胃JA = 100掳C/W (J)
Consult LTC Marketing for parts specified with wider operating temperature ranges.
TJMAX = 100掳C, 胃JA = 130掳C/W (N)
LTC1287BCJ8
LTC1287CCJ8
OBSOLETE PACKAGE
Consider N8 Package for Alternate Source
J8 PACKAGE
8-LEAD CERAMIC DIP
1
2
3
45
6
7
8
TOP VIEW
VCC
CLK
DOUT
VREF
CS
+IN
鈥揑N
GND
N8 PACKAGE
8-LEAD PLASTIC DIP
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
Offset Error
VCC = 2.7V (Note 4)
q
卤3.0
LSB
Linearity Error (INL)
VCC = 2.7V (Notes 4 & 5)
q
卤0.5
LSB
Gain Error
VCC = 2.7V (Note 4)
q
卤0.5
卤1.0
LSB
Minimum Resolution for Which No
q
12
Bits
Missing Codes are Guaranteed
Analog and REF Input Range
(Note 7)
V
On Channel Leakage Current (Note 8)
On Channel = 3V
q
卤1
A
Off Channel = 0V
On Channel = 0V
q
卤1
A
Off Channel = 3V
Off Channel Leakage Current (Note 8)
On Channel = 3V
q
卤1
A
Off Channel = 0V
On Channel = 0V
q
卤1
A
Off Channel = 3V
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-25L-MY-S CONVERTER MOD DC/DC 28V 50W
VI-253-MY-S CONVERTER MOD DC/DC 24V 50W
AD2S1210BSTZ IC CONV R/D 10-16BIT 48-LQFP
V110A24M300B CONVERTER MOD DC/DC 24V 300W
AD7606BSTZ-6 IC DAS W/ADC 16BIT 6CH 64LQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
LTC1287CCN8#PBF 鍔熻兘鎻忚堪:IC DATA ACQ SYS 12BIT 3V 8-DIP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛岋紝SPI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡
LTC1288CN8 鍔熻兘鎻忚堪:IC A/D CONV SAMPLING 12BIT 8-DIP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔紝鍠サ
LTC1288CN8#PBF 鍔熻兘鎻忚堪:IC A/D CONV SAMPLING 12BIT 8-DIP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鍏跺畠鏈夐棞(gu膩n)鏂囦欢:TSA1204 View All Specifications 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:20M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:155mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-TQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:48-TQFP锛�7x7锛� 鍖呰:Digi-Reel® 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:4 鍊嬪柈绔�锛屽柈妤�锛�2 鍊嬪樊鍒嗭紝鍠サ 鐢�(ch菐n)鍝佺洰閷勯爜闈�:1156 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:497-5435-6
LTC1288CN8PBF 鍒堕€犲晢:Linear Technology 鍔熻兘鎻忚堪:LTC1288CN8PBF
LTC1288CS8 鍔熻兘鎻忚堪:IC A/D CONV SAMPLING 12BIT 8SOIC RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�