- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385492 > LMX2323 (National Semiconductor Corporation) PLLatinum? 2.0 GHz Frequency Synthesizer for RF Personal Communications PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2323 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PLLatinum? 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| 中文描述： | PLLatinum？ 2.0千兆赫頻率合成射頻個(gè)人通信 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 185K |
| 代理商： | LMX2323 |
2.0 Programming Description
(Continued)
2.
Both synchronous and asynchronous
power down
modes are available with the LMX2323 to be able to adapt to different
types of applications. The MICROWIRE control register remains active and capable of loading and latching in data during all
of the powerdown modes.
Synchronous Power down Mode
The PLL loops can be synchronously powered down by setting the counter reset mode bit to LOW (N[2] = 0) and its power down
mode bit to HIGH (N[1] = 1). The power down function is gated by the charge pump. Once the power down mode and counter
reset mode bits are loaded, the part will go into power down mode upon the completion of a charge pump pulse event.
Asynchronous Power down Mode
The PLL loops can be asynchronously powered down by setting the counter reset mode bit to HIGH (N[2] = 1) and its power down
mode bit to HIGH (N[1] = 1). The power down function is NOT gated by the charge pump. Once the power down and counter reset
mode bits are loaded, the part will go into power down mode immediately.
The R and N counters are disabled and held at load point during the synchronous and asynchronous power down modes. This
will allow a smooth acquisition of the RF signal when the PLL is programmed to power up. Upon powering up, both R and N
counters will start at the ‘zero’ state, and the relationship between R and N will not be random.
Serial Data Input Timing
Phase Comparator and Internal Charge Pump Characteristics
DS101362-6
Notes:
Parenthesis data indicates programmable reference divider data.
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Test Conditions:
The Serial Data Input Timing is tested using a symmetrical waveform around V
CC
/2. The test waveform has an edge rate of 0.6 V/ns with
amplitudes of 2.2V
@
V
CC
= 2.7V and 2.6V
@
V
CC
= 5.5V.
DS101362-7
Notes:
Phase difference detection range: 2
π
to +2
π
The minimum width pump up and pump down current pulses occur at the CP
o
pin when the loop is locked. PD_POL = 1
f
r
: Phase comparator input from the R divider
f
p
: Phase comparator input from the N divider
CP
o
: Charge pump output
L
www.national.com
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2330USLBX | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330UTM | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2330UTMX | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2331USLBX | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2331UTM | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2323 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2323TMX | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| LMX2324 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ 2.0 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2324A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LMX2324ASLBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。