參數(shù)資料
型號: LMX2315MDA
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC
封裝: DIE
文件頁數(shù): 8/25頁
文件大?。?/td> 452K
代理商: LMX2315MDA
Application Information (Continued)
Therefore if we specify the loop bandwidth 0p and the
phase margin wp Equations 1 through 6 allow us to calcu-
late the two time constants T1 and T2 as shown in equa-
tions 7 and 8 A common rule of thumb is to begin your
design with a 45 phase margin
T1 e
secwp b tanwp
0p
(7)
T2 e
1
0p2 T1
(8)
From the time constants T1 and T2 and the loop band-
width 0p the values for C1 R2 and C2 are obtained in
equations 9 to 11
C1 e
T1
T2
Kw
KVCO
0p2 N
01a(
0p T2)2
1 a (0p T1)2
(9)
C2 e C1
T2T1b1J
(10)
R2 e
T2
C2
(11)
KVCO (MHzV)
Voltage Controlled Oscillator (VCO)
Tuning Voltage constant
The fre-
quency vs voltage tuning ratio
Kw (mA)
Phase detectorcharge pump gain
constant The ratio of the current out-
put to the input phase differential
N
Main divider ratio Equal to RFopt fref
RFopt (MHz)
Radio Frequency output of the VCO at
which the loop filter is optimized
fref (kHz)
Frequency of the phase detector in-
puts Usually equivalent to the RF
channel spacing
In choosing the loop filter components a trade off must be
made between lock time noise stability and reference
spurs The greater the loop bandwidth the faster the lock
time will be but a large loop bandwidth could result in higher
reference spurs Wider loop bandwidths generally improve
close in phase noise but may increase integrated phase
noise depending on the reference input VCO and division
ratios used The reference spurs can be reduced by reduc-
ing the loop bandwidth or by adding more low pass filter
stages but the lock time will increase and stability will de-
crease as a result
THIRD ORDER FILTER
A low pass filter section may be needed for some applica-
tions that require additional rejection of the reference side-
bands or spurs This configuration is given in
Figure 4 In
order to compensate for the added low pass section the
component values are recalculated using the new open
loop unity gain frequency The degradation of phase margin
caused by the added low pass is then mitigated by slightly
increasing C1 and C2 while slightly decreasing R2
The added attenuation from the low pass filter is
ATTEN e 20 log (2qfref R3 C3)2 a 1
(12)
Defining the additional time constant as
T3 e R3
C3
(13)
Then in terms of the attenuation of the reference spurs add-
ed by the low pass pole we have
T3 e
010ATTEN20b1
(2q
fref)2
(14)
We then use the calculated value for loop bandwidth 0c in
equation 11 to determine the loop filter component values
in equations 15 – 17 0c is slightly less than 0p therefore
the frequency jump lock time will increase
T2 e
1
0c2 (T1 a T3)
(15)
0c e
tanw
(T1 a T3)
(T1 a T3)2 a T1
T3
01a(T1aT3)
2 a T1 T3
tanw
(T1 a T3) 2
b
1
(
(16)
C1 e
T1
T2
Kw
KVCO
0c2 N
(1 a 0c2 T22)
(1 a 0c2 T12)(1 a 0c2 T32)
(
(17)
http
www nationalcom
16
相關(guān)PDF資料
PDF描述
LMX2316MWC PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC
LMX2316SLB PLL FREQUENCY SYNTHESIZER, 1200 MHz, CQCC16
LMX2321TMX PLL FREQUENCY SYNTHESIZER, 2100 MHz, PDSO16
LMX2324ATM PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16
LMX2364TMX/NOPB PLL FREQUENCY SYNTHESIZER, 2600 MHz, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2315TM 制造商:NSC 制造商全稱:National Semiconductor 功能描述:1.2 GHz Frequency Synthesizer for RF Personal Communications
LMX2315TMX 功能描述:IC FREQ SYNTH 2.5GHZ 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2316 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications
LMX2316LBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC
LMX2316SLBX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications