Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� LMC6484IMX/NOPB
寤犲晢锛� National Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 18/24闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC OP AMP QUAD CMOS R-R 14-SOIC
妯欐簴鍖呰锛� 2,500
鏀惧ぇ鍣ㄩ鍨嬶細 閫氱敤
闆昏矾鏁�(sh霉)锛� 4
杓稿嚭椤炲瀷锛� 婊挎摵骞�
杞夋彌閫熺巼锛� 1.3 V/µs
澧炵泭甯跺绌嶏細 1.5MHz
闆绘祦 - 杓稿叆鍋忓锛� 0.02pA
闆诲 - 杓稿叆鍋忕Щ锛� 110µV
闆绘祦 - 闆绘簮锛� 2.6mA
闆绘祦 - 杓稿嚭 / 閫氶亾锛� 30mA
闆诲 - 闆绘簮锛屽柈璺�/闆欒矾(±)锛� 3 V ~ 15.5 V锛�±1.5 V ~ 7.75 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 14-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳鍟嗚ō鍌欏皝瑁濓細 14-SOICN
鍖呰锛� 甯跺嵎 (TR)
鐢㈠搧鐩寗闋侀潰锛� 1266 (CN2011-ZH PDF)
鍏跺畠鍚嶇ū锛� *LMC6484IMX
LMC6484IMX
LMC6484IMXTR
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
ESD Tolerance (Note 2)
2.0 kV
Differential Input Voltage
Supply Voltage
Voltage at Input/Output Pin
(V
+) + 0.3V, (V) 0.3V
Supply Voltage (V
+ V)
16V
Current at Input Pin (Note 12)
5mA
Current at Output Pin
(Notes 3, 8)
30 mA
Current at Power Supply Pin
40 mA
Lead Temp. (Soldering, 10 sec.)
260C
Storage Temperature Range
65C to +150C
Junction Temperature (Note 4)
150C
Operating Ratings (Note 1)
Supply Voltage
3.0V
鈮� V+ 鈮� 15.5V
Junction Temperature Range
LMC6484AM
55C
鈮� T
J 鈮� +125C
LMC6484AI, LMC6484I
40C
鈮� T
J 鈮� +85C
Thermal Resistance (
JA)
N Package, 14-Pin Molded DIP
70C/W
M Package, 14-Pin
Surface Mount
110C/W
DC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
J = 25C, V
+ = 5V, V = 0V, V
CM =VO =V
+/2 and R
L > 1M. Boldface
limits apply at the temperature extremes.
Typ
LMC6484AI
LMC6484I
LMC6484M
Symbol
Parameter
Conditions
(Note 5)
Limit
Units
(Note 6)
V
OS
Input Offset Voltage
0.110
0.750
3.0
mV
1.35
3.7
3.8
max
TCV
OS
Input Offset Voltage
1.0
V/C
Average Drift
I
B
Input Current
(Note 13)
0.02
4.0
100
pA max
I
OS
Input Offset Current
(Note 13)
0.01
2.0
50
pA max
C
IN
Common-Mode
3
pF
Input Capacitance
R
IN
Input Resistance
>10
Tera
CMRR
Common Mode
0V
鈮� V
CM 鈮� 15.0V,
82
70
65
dB
min
Rejection Ratio
V
+ = 15V
67
62
60
0V
鈮� V
CM 鈮� 5.0V
82
70
65
V
+ =5V
67
62
60
+PSRR
Positive Power Supply
5V
鈮� V+ 鈮� 15V,
82
70
65
dB
Rejection Ratio
V
= 0V, V
O = 2.5V
67
62
60
min
PSRR
Negative Power Supply
5V
鈮� V 鈮� 15V,
82
70
65
dB
Rejection Ratio
V
+ = 0V, V
O = 2.5V
67
62
60
min
V
CM
Input Common-Mode
V
+ = 5V and 15V
V
0.3
0.25
V
Voltage Range
For CMRR
鈮� 50 dB
000
max
V
+ + 0.3
V
+ + 0.25
V
+ + 0.25
V
+ + 0.25
V
V
+
V
+
V
+
min
A
V
Large Signal
R
L =2k
Sourcing
666
140
120
V/mV
Voltage Gain
(Notes 7, 13)
84
72
60
min
Sinking
75
35
V/mV
20
18
min
R
L = 600
Sourcing
300
80
50
V/mV
(Notes 7, 13)
48
30
25
min
Sinking
35
20
15
V/mV
13
10
8
min
LMC6484
www.national.com
2
鐩搁棞PDF璩囨枡
PDF鎻忚堪
TSW-130-23-T-D CONN HEADER 60POS .100" DUAL TIN
TSW-141-23-L-S CONN HEADER 41POS .100" SGL GOLD
5-794680-2 22P MICRO MNL ASSY VRT THRU LF
TSW-126-08-T-D-RA CONN HEADER 52PS .100 DL R/A TIN
ISL28276FBZ-T7 IC OPAMP DUAL RRIO PREC 8-SOIC
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
LMC6484IN 鍔熻兘鎻忚堪:閬嬬畻鏀惧ぇ鍣� - 閬嬫斁 RoHS:鍚� 鍒堕€犲晢:STMicroelectronics 閫氶亾鏁�(sh霉)閲�:4 鍏辨ā鎶戝埗姣旓紙鏈€灏忓€硷級:63 dB 杓稿叆瑁滃劅闆诲:1 mV 杓稿叆鍋忔祦锛堟渶澶у€硷級:10 pA 宸ヤ綔闆绘簮闆诲:2.7 V to 5.5 V 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:QFN-16 杞夋彌閫熷害:0.89 V/us 闂滈枆:No 杓稿嚭闆绘祦:55 mA 鏈€澶у伐浣滄韩搴�:+ 125 C 灏佽:Reel
LMC6484IN 鍒堕€犲晢:Texas Instruments 鍔熻兘鎻忚堪:IC OP AMP QUAD CMOS 6484 DIP14
LMC6484IN/NOPB 鍔熻兘鎻忚堪:閬嬬畻鏀惧ぇ鍣� - 閬嬫斁 CMOS Quad R/R I/O Op Amp RoHS:鍚� 鍒堕€犲晢:STMicroelectronics 閫氶亾鏁�(sh霉)閲�:4 鍏辨ā鎶戝埗姣旓紙鏈€灏忓€硷級:63 dB 杓稿叆瑁滃劅闆诲:1 mV 杓稿叆鍋忔祦锛堟渶澶у€硷級:10 pA 宸ヤ綔闆绘簮闆诲:2.7 V to 5.5 V 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:QFN-16 杞夋彌閫熷害:0.89 V/us 闂滈枆:No 杓稿嚭闆绘祦:55 mA 鏈€澶у伐浣滄韩搴�:+ 125 C 灏佽:Reel
LMC6484MN 鍒堕€犲晢:NSC 鍒堕€犲晢鍏ㄧū:National Semiconductor 鍔熻兘鎻忚堪:CMOS Quad Rail-to-Rail Input and Output Operational Amplifier
LMC6484N 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:CMOS Quad Rail-to-Rail Input and Output Operational Amplifier(970.84 k)