- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358878 > LM9801 (National Semiconductor Corporation) Greyscale/24-Bit Color Linear CCD Sensor Processor PDF資料下載
參數(shù)資料
| 型號： | LM9801 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Greyscale/24-Bit Color Linear CCD Sensor Processor |
| 中文描述： | Greyscale/24-Bit彩色線陣CCD傳感器處理器 |
| 文件頁數(shù)： | 28/34頁 |
| 文件大?。?/td> | 520K |
| 代理商： | LM9801 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Applications Information
(Continued)
TL/H/12814–40
FIGURE 13. Parallel Output CCD Timing
To maximize the integration time for the Red, Green, and
Blue photodiodes, the transfer (TR) pulses should be stag-
gered as shown inFigure 13. This is done by a demultiplex-
er (Mux 2) between the TR output of the LM9801 and the
transfer gate inputs of the CCD. If the CCD’s transfer gate
input capacitance is relatively low (see the CCD datasheet
for this specification and the requirements for TR pulse rise
and fall time), then the other half of the 74HC4052 may be
used to switch the TR pulses as shown. If the TR gate input
capacitance is so large that the minimum TR rise and fall
times can not be met because of the 200
X
max on resist-
ance of the 74HC4052’s switches, then the 74HC4052 can
not be used to multiplex the TR output and should be re-
placed with an active device such as the 74HC155 dual 2-
to-4 demultiplexer.
Two signals (A and B) must be generated to choose which
color is going to be digitized and receives the TR pulse.
These signals can be as simple as the output of a two bit
counter that counts from 0 to 2 (0, 1, 2, 0, 1, 2, etc.). This
counter should be incremented after the end of the previous
line and before the first transfer pulse of the next line. Also,
since each color will need a different VGA gain, the appro-
priate VGA gain value for each color should be sent to the
LM9801 during this time.
7.2 Parallel Output CCD, Three LM9801s
Figure 14 uses three LM9801s to achieve a 7.5 Mpixel/sec
(2.5M RGB pixels/sec) pixel rate. The three LM9801s are
synchronized by applying the same MCLK and SYNC sig-
nals to all three devices. One LM9801 provides the clock
signals required for the CCD. Since the coefficient data for
all three LM9801s will be latched simultaneously on the ris-
ing edge of CCLK, the correction coefficient bus must either
be at least 24 bits wide (8 correction coefficient bits by 3
LM9801s) or run at a 7.5 MHz rate and be latched into a
buffer between the correction coefficient databus and each
LM9801. Similarly, the output data for all three LM9801s will
be available simultaneously at the 3 output databusses.
Since each LM9801 is dedicated to one color, the VGA gain
does not change during line scan.
TL/H/12814–41
FIGURE 14. Parallel Output CCD, Three LM9801
http://www.national.com
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM9801CCV | Greyscale/24-Bit Color Linear CCD Sensor Processor |
| LM9801CCVF | Greyscale/24-Bit Color Linear CCD Sensor Processor |
| LM9822CCWMX2 | RECTIFIER SCHOTTKY SINGLE 10A 25V 200A-Ifsm 0.45Vf 1A-IR D2PAK 50/TUBE |
| LM9822 | LM9822 3 Channel 42-Bit Color Scanner Analog Front End |
| LM9822CCWM1 | LM9822 3 Channel 42-Bit Color Scanner Analog Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM9801CCV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Greyscale/24-Bit Color Linear CCD Sensor Processor |
| LM9801CCVF | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Greyscale/24-Bit Color Linear CCD Sensor Processor |
| LM980-SC3 | 功能描述:基本/快動開關(guān) Foot Switch RoHS:否 制造商:Omron Electronics 觸點形式:SPDT 執(zhí)行器:Lever 電流額定值:5 A 電壓額定值 AC:250 V 電壓額定值 DC:30 V 功率額定值: 工作力:120 g IP 等級:IP 67 NEMA 額定值: 端接類型:Wire 安裝:Panel |
| LM9810 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9810/20 10/12-Bit Image Sensor Processor Analog Front End |
| LM9810 WAF | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。