參數(shù)資料
型號： LM1229
廠商： National Semiconductor Corporation
英文描述： I2C Compatible CMOS TV RGB and Deflection Processor
中文描述： I2C兼容的CMOS電視RGB和偏轉(zhuǎn)處理器
文件頁數(shù)： 19/27頁
文件大?。?/td> 969K
代理商： LM1229
Microcontroller Interface
I
2
C COMMUNICATION
The microcontroller interfaces to the LM1229 preamp using
the I
2
C compatible interface. The protocol begins with a Start
Pulse followed by a byte comprising of a seven bit Slave
Device Address and a Read/Write bit. Since the first byte is
composed of both the address and the read/write bit, the
address of the LM1229 for writing is 0xBA (10111010b) and
the address for reading is 0xBB (10111011b). The develop-
ment software provided by National Semiconductor will au-
tomatically take care of the difference between the read and
write addresses if the target address under the communica-
tions tab is set to 0xBA.
Figures 9, 10
show a write and read
sequence on the I
2
C compatible interface.
WRITE SEQUENCE
The write sequence begins with a start condition which
consists of the master pulling SDA low while SCL is held
high. The Slave Device Write Address, 0xBA, is sent next.
Each byte that is sent is followed by an acknowledge. When
SCL is high the master will release the SDA line. The slave
must pull SDAlow to acknowledge. The register to be written
to is the next byte sent. The master can then send the data,
which consists of one or more bytes. Each data byte is
followed by an acknowledge bit. If more than one data byte
is sent the data will increment to the next address location.
See
Figure 9
.
READ SEQUENCE
Read sequences are comprised of two I
2
C compatible trans-
fer sequences: The first is a write sequence that only trans-
fers the two byte address to be accessed. The second is a
read sequence that starts at the address transferred in the
previous address only write access and increments to the
next address upon every data byte read. This is shown in
Figure 10
. The write sequence consists of the Start Pulse,
the Slave Device Write Address (0xBA), and the Acknowl-
edge bit; the next byte is the address to be accessed,
followed by itsAcknowledge bit. Then a Stop bit indicates the
end of the address only write access. Next the read data
access will be performed beginning with the Start Pulse, the
Slave Device Read Address (0xBB), and the Acknowledge
bit. The next 8 bits will be the actual data sent by the LM1229
preamp as clocked out by the Master. Subsequent bytes that
are read will correspond to the next incremented address
locations.
APPLICATION CONTROL REGISTERS
Tables 5, 6
show the LM1229 RGB and deflection applica-
tion control registers. Care should be taken to avoid writing
or reading any register outside this range as National Semi-
20118740
FIGURE 9. I
2
C Compatible Write Sequence
20118741
FIGURE 10. I
2
C Compatible Read Sequence
L
www.national.com
19
相關(guān)PDF資料
PDF描述
LM1229VEC I2C Compatible CMOS TV RGB and Deflection Processor
LM1229YA I2C Compatible CMOS TV RGB and Deflection Processor
LM1247 150 MHz I2C Compatible RGB Preamplifier with Internal 512 Character OSD ROM, 512 Character RAM and 4 DACs
LM1270 Hi-Brite 200 MHz I2C Compatible RGB Image Enhancer with Video Auto Sizing
LM1270N Hi-Brite 200 MHz I2C Compatible RGB Image Enhancer with Video Auto Sizing
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM1229VEC 制造商:NSC 制造商全稱:National Semiconductor 功能描述:I2C Compatible CMOS TV RGB and Deflection Processor
LM1229YA 制造商:NSC 制造商全稱:National Semiconductor 功能描述:I2C Compatible CMOS TV RGB and Deflection Processor
LM122H 制造商:QP Semiconductor 功能描述:Precision Timer 10-Pin TO-100
LM122H/883 制造商:QP Semiconductor 功能描述:Precision Timer
LM122H-MIL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*