- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358765 > LC78625 (Sanyo Electric Co.,Ltd.) SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號： | LC78625 |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | SigmaDSP的28-/56-Bit音頻處理器雙ADC和4個DAC |
| 文件頁數(shù)： | 21/35頁 |
| 文件大?。?/td> | 440K |
| 代理商： | LC78625 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
No. 5502-21/35
LC78625E
11. Subcode Q output circuit; Pin 63: WRQ, pin 64: RWC, pin 65: SQOUT, pin 67: CQCK, pin 75: CS
Subcode Q can be read from the SQOUT pin by applying a clock to the CQCK pin.
Of the eight bits in the subcode, the Q signal is used for song (track) access and display. WRQ will be high only if the
data passed the CRC error check and the subcode Q format internal address is 1 (Note 1). The control microprocessor
can read out data from SQOUT in the order shown below by detecting this high level and applying CQCK. When
CQCK is applied the DSP disables register update internally. The microprocessor should give update permission by
setting RWC high briefly after reading has completed. WRQ will fall to low at this time. Since WRQ falls to low 11.2
ms after going high, CQCK must be applied during the high period. Note that data is read out LSB first.
Note: 1. These conditions will be ignored if an address free command is sent. This is provided to handle CD-ROM applications.
Note: Normally, the WRQ pin indicates the subcode Q standby state. However, it is used for a different monitoring purpose in track check mode and during
internal braking. (See the items on track counting and internal braking for details.)
The LC78625E becomes active when the CS pin is low, and subcode Q data is output from the SQOUT pin. When the CS pin is high, the SQOUT pin
goes to the high-impedance state.
Code
COMMAND
RES = L
$09
ADDRESS FREE
$89
ADDRESS 1
G
G
CONT
ADR
TNO
INDEX (POINT)
*
MIN
SEC
FRAME
ZERO
AMIN (PMIN)
*
/PKMIN
ASEC (PSEC)
*
/PKSEC
AFRAME (PFRAME)
*
/PKFRAME
LVM data/PKM data
LVM data/PKM data
*:
Items in parentheses refer to the read-in area.
LVM/PKM
16-bit data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC78626KE | Compact Disc Player DSP(用于CD播放器的8位DSP) |
| LC78626 | 16-bit fixed point DSP with Flash |
| LC78626E | 16-bit fixed point DSP with Flash |
| LC78628 | 16-bit fixed point DSP with Flash |
| LC78628E | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC78625E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Compact Disc Player DSP |
| LC78626 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:DSP for Compact Disk Players |
| LC78626E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:DSP for Compact Disk Players |
| LC78626KE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Processor/Controller |
| LC78628 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Compact Disc Player DSP with Built-in HDCD Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。