參數(shù)資料
型號(hào)： LC72151V
元件分類： PLL合成/DDS/VCOs
英文描述： PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO30
封裝： SSOP-30
文件頁(yè)數(shù)： 27/29頁(yè)
文件大?。?/td> 326K
代理商： LC72151V
No. 6976-7/29
LC72151V
Pin Functions
Pin No.
Symbol
Usage
Function
Pin circuit
Crystal oscillator connection.
(10.25 or 10.35 MHz)
30
1
XIN
XOUT
X’tal OSC
FMIN is selected by setting DVS in the control data to 1.
Enters high-speed locking mode by setting SNS in the control data
to 1.
Enters normal mode by setting SNS in the control data to 0.
Input frequency: 10 to 160 MHz
The signal is transmitted to the swallow counter.
The divisor can be set to a value in the range 272 to 65,535.
8
FMIN
Local oscillator signal input
AMIN is selected by setting DVS in the control data to 0.
When SNS in the control data is set to 1:
Input frequency: 2 to 40 MHz
The signal is directly transmitted to the swallow counter.
When SNS in the control data is set to 0:
Input frequency: 0.5 to 10 MHz
The signal is directly transmitted to the 12-bit programmable divider.
The divisor can be set to a value in the range 5 to 4,095.
9
AMIN
Local oscillator signal input
This pin must be set to the high level when inputting serial data to the
LC72151V DI pin and when outputting serial data from the DO pin.
29
CE
Chip enable
S
Serial data input for transferring data from the controller to the
LC72151V.
28
DI
Input data
S
Data synchronization clock signal used when inputting serial data to
the LC72151V DI pin and when outputting serial data from the DO pin.
27
CL
Clock
S
Serial data output for transferring data from the LC72151V to the
controller.
26
DO
Output data
LC72151V power supply. A voltage in the range 4.5 to 5.5 V must be
provided when the PLL circuit is operating.
The power-on reset circuit operates when power is first applied.
Note: Power must be applied to AVDD before applied to VDD and
AVDD must be higher than or equal to VDD.
———
6
VDD
Power
LC72151V ground.
7
VSS
Ground
Input/output dual function pins
The function will be selected according to IOC1 and IOC2 in the
control data.
Data = 0: Input port
1: Output port
When specified as an input port:
The input pin state is transmitted to the system microcontroller from
DO pin.
Input state = Low: data is 0
= High: data is 1.
When specified as an output port:
The output state will be determined according to I/O-1 and I/O-2 in
the control data.
Data = 0: Low
= 1: Open
These pin function as an input port at a power-on reset.
2
3
I/O-1
I/O-2
I/O ports
Continued on next page.
相關(guān)PDF資料
PDF描述
LC7216M PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20
LCP-10G3A4EDR FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR
LCP-10G3A4EDRH FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR
LCP-10G3B4QDR FIBER OPTIC TRANSCEIVER, 1260-1355nm, 10000Mbps(Tx), 10000Mbps(Rx), SURFACE MOUNT, LC CONNECTOR
LCP-10G3B4QDRT FIBER OPTIC TRANSCEIVER, 1260-1355nm, 10000Mbps(Tx), 10000Mbps(Rx), SURFACE MOUNT, LC CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC72151VS-MPB-E 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack
LC72151VS-TRM-E 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LC7215F 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:MW/LW PLL Frequency Synthesizers
LC7215FM 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:MW/LW PLL Frequency Synthesizers
LC7216M 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*