
Continued from preceding page.
Note: 1. Common input and output ports with open-drain output specifications are specified for the state with the output n-channel transistor turned off.
These pins cannot be used for input when the CMOS output specification option is selected.
2. Common input and output ports with open-drain output specifications are specified for the state with the output n-channel transistor turned off.
Ratings for pull-up output specification pins are stipulated for the output pull-up current I
PO
. These pins cannot be used for input when the CMOS
output specification option is selected.
3. Stipulated for CMOS output specifications with the output n-channel transistor in the off state.
4. Stipulated for pull-up output specifications with the output n-channel transistor in the off state.
5. Stipulated for open-drain output specifications with the output n-channel transistor in the off state.
6. In the reset state
No. 4677-9/23
LC66354B, 66356B, 66358B
Parameter
Symbol
Applicable pins
Conditions
Ratings
Unit
Note
min
typ
max
Oscillator
frequency
f
CF
OSC1, OSC2
Figure 2, 4 MHz
4.0
MHz
Ceramic
oscillator
Oscillator
stabilization
time
f
CFS
Figure 3, 4 MHz
10
ms
Cycle
time
Input
t
CKCY
0.9
μs
Output
2.0
Tcyc
Low
level/
high
level
pulse
widths
Input
t
CKL
0.4
μs
Serial clock
SCK0, SCK1
Output
t
CKH
1.0
Tcyc
Rise/
fall
times
t
CKR
t
CKF
Output
0.1
μs
Data setup time
t
ICK
Stipulated with respect to
the rising edge timing for
SCK0 and SCK1 from
Figure 4
0.3
μs
Serial input
SI0, SI1
Data hold time
t
CKI
0.3
μs
Stipulated with respect to
the rising edge timing for
SCK0 and SCK1 from
Figure 4 and the test load
shown in Figure 5
Output delay
time
Serial output
t
CKO
SO0, SO1
0.3
μs
INT0 high/low
level pulse
widths
t
IOH
t
IOL
INT0
2
Tcyc
Pulse
conditions
High/low level
pulse widths for
interrupt inputs
other than INT0
Figure 6
t
IIH
t
IIL
INT1, INT2
2
Tcyc
PIN1 high/low
level pulse
widths
t
PINH
t
PINL
PIN1
2
Tcyc
RES high/low
level pulse
widths
t
RSH
t
RSL
RES
3
Tcyc
Comparator response speed
T
RS
PD
Figure 7
20
ms
Using a 4 MHz ceramic
oscillator
3.0
5.0
mA
Operating mode current drain
I
DD OP
V
DD
8
Using a 4 MHz external
clock
3.0
5.0
mA
Using a 4 MHz ceramic
oscillator
1.0
2.0
mA
HALT mode current drain
I
DDHALT
V
DD
Using a 4 MHz external
clock
1.0
2.0
mA
Hold-mode current drain
I
DDHOLD
V
DD
V
DD
= 1.8 to 5.5 V
0.01
10
μA
The timing from Figure 4
and the test load from
Figure 5
Conditions such that
the INT0 interrupt is
accepted
Conditions such that
timer 0 event counter
and pulse width
measurement inputs
are accepted.
Conditions such that
all interrupts are
accepted
Conditions such that
timer 1 event counter
inputs are accepted.
Conditions such that
reset occurs