參數(shù)資料
型號： KS8993F
廠商： Micrel Inc
文件頁數(shù)： 78/99頁
文件大?。?/td> 0K
描述： IC CONV MED 10/100 3PORT 128PQFP
標準包裝： 66
系列： *
類型： *
應用： *
安裝類型： 表面貼裝
封裝/外殼： 128-BFQFP
供應商設備封裝： 128-PQFP（14x20）
配用： KS8993F-EVAL-ND - EVAL KIT EXPERIMENTAL KS8993F
KS8993F
Micrel
August 26, 2004
Revision 1.0
- 8 -
List of Tables
Table 1: FX and TX Mode Selection .................................................................................................................................................. 26
Table 2: MDI/MDI-X Pin Definition..................................................................................................................................................... 27
Table 3: MII Signals........................................................................................................................................................................... 35
Table 4: SNI (7-wire) Signals ............................................................................................................................................................. 35
Table 5: MII Management Interface frame format.............................................................................................................................. 36
Table 6: Serial Management Interface (SMI) frame format................................................................................................................ 37
Table 7: FID+DA look up in VLAN mode ........................................................................................................................................... 39
Table 8: FID+SA look up in VLAN mode ........................................................................................................................................... 39
Table 9: KS8993F SPI Connections .................................................................................................................................................. 44
Table 10: Format of Static MAC Table (8 entries) ............................................................................................................................. 79
Table 11: Format of Static VLAN Table (16 entries) .......................................................................................................................... 80
Table 12: Format of Dynamic MAC Table (1K entries) ...................................................................................................................... 81
Table 13: Format of “Per Port” MIB Counters .................................................................................................................................... 82
Table 14: Port 1’s “Per Port” MIB Counters Indirect Memory Offsets ................................................................................................ 82
Table 15: Format of “All Port Dropped Packet” MIB Counters ........................................................................................................... 84
Table 16: “All Port Dropped Packet” MIB Counters Indirect Memory Offsets .................................................................................... 84
Table 17: EEPROM Timing Parameters ............................................................................................................................................ 89
Table 18: SNI Timing Parameters ..................................................................................................................................................... 90
Table 19: MAC mode MII Timing Parameters.................................................................................................................................... 91
Table 20: PHY Mode MII Timing Parameters .................................................................................................................................... 92
Table 21: SPI Input Timing Parameters............................................................................................................................................. 93
Table 22: SPI Output Timing Parameters .......................................................................................................................................... 94
Table 23: Reset Timing Parameters .................................................................................................................................................. 97
Table 24: Transformer Selection Criteria ........................................................................................................................................... 98
Table 25: Qualified Single Port Magnetic........................................................................................................................................... 98
Table 26: Crystal/Oscillator Selection Criteria ................................................................................................................................... 98
List of Figures
Figure 1: Typical Straight Cable Connection ..................................................................................................................................... 28
Figure 2: Typical Crossover Cable Connection.................................................................................................................................. 28
Figure 3: Auto Negotiation and Parallel Detection ............................................................................................................................. 29
Figure 4: Destination Address look up flowchart, stage 1 .................................................................................................................. 31
Figure 5: Destination Address resolution flowchart, stage 2 .............................................................................................................. 32
Figure 6: 802.1p Priority Field Format ............................................................................................................................................... 40
Figure 7: KS8993F EEPROM Configuration Timing Diagram............................................................................................................ 42
Figure 8: SPI Write Data Cycle.......................................................................................................................................................... 45
Figure 9: SPI Read Data Cycle.......................................................................................................................................................... 45
Figure 10: SPI Multiple Write ............................................................................................................................................................. 46
Figure 11: SPI Multiple Read............................................................................................................................................................. 46
Figure 12: EEPROM Interface Input Timing Diagram ........................................................................................................................ 89
Figure 13: EEPROM Interface Output Timing Diagram ..................................................................................................................... 89
Figure 14: SNI Input Timing Diagram ................................................................................................................................................ 90
Figure 15: SNI Output Timing Diagram ............................................................................................................................................. 90
Figure 16: MAC Mode MII Timing - Data received from MII............................................................................................................... 91
Figure 17: MAC Mode MII Timing - Data transmitted to MII .............................................................................................................. 91
Figure 18: PHY Mode MII Timing – Data received from MII .............................................................................................................. 92
Figure 19: PHY Mode MII Timing - Data transmitted to MII ............................................................................................................... 92
Figure 20: SPI Input Timing ............................................................................................................................................................... 93
Figure 21: SPI Output Timing ............................................................................................................................................................ 94
Figure 22: MDC/MDIO Timing for MIIM and SMI Interfaces .............................................................................................................. 95
Figure 23: Auto Negotiation Timing ................................................................................................................................................... 96
Figure 24: Reset Timing .................................................................................................................................................................... 97
Figure 25: 128-pin PQFP Package Outline Drawing.......................................................................................................................... 99
相關PDF資料
PDF描述
LFXP15E-5F256C IC FPGA 15.4KLUTS 188I/O 256-BGA
LFXP15E-4F256I IC FPGA 15.4KLUTS 188I/O 256-BGA
LFXP15C-5F256C IC FPGA 15.5KLUTS 188I/O 256-BGA
LFXP15C-4F256I IC FPGA 15.5KLUTS 188I/O 256-BGA
LFXP15E-4FN256I IC FPGA 15.4KLUTS 256FPBGA
相關代理商/技術參數(shù)
參數(shù)描述
KS8993F-A1 功能描述:IC CONV MED 10/100 3PORT 128PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
KS8993FA5 功能描述:IC SWITCH 3-PORT 10/100 128-PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
KS8993F-EVAL 功能描述:EVAL KIT EXPERIMENTAL KS8993F RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8993FL 功能描述:IC CONV MED 10/100 SGL 128PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝
KS8993FL-EVAL 功能描述:BOARD EVAL EXPERIMENT KS8993F RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*