
KS16112/4
9600/14400 bps FAX MODEM
-
24
-
DATM
Data Mode
0C : 5 ( - )
Status bit DATM is set by the modem to indicate that the transmitter or receiver is in data mode. Data
mode implies that the modem is in a state where user data may be transmitted or received.
DBFR
Transmit/Receive Data Buffer
10 : 0 - 7 ( - )
When the modem is configured in parallel data mode ( PDME is set ), the host microprocessor reads parallel
received data from DBFR or writes parallel transmit data into DBFR. DBFR data is transmitted bit 0 first.
Transmission and reception of data is synchronized by polling the BDA2 status bit or by IRQ interrupts
( see INTE2 and INTA2 bit descriptions ).
When CRCE and EOHF are both set, the received frame is erroneous. If CRCE is reset and EOHF is set
the received frame is correct. CRCE becomes valid immediately before EOHF is set.
The host informs the modem to implement a configuration change by setting the CSET bit. The host sets
the CSET bit after writing a configuration code into the CONFIG bits ( register 6:0-7 ).
The CSET bit is reset by the modem after the configuration change has been completed.
CRCE
Cyclic Redundancy Check Error
09 : 1 ( - )
CSET
Configuration Setup
1F : 0 ( 0 )
CTSB
Clear to Send Bit
0F : 1 ( - )
When CTSB is set the modem has completed the training sequence transmission and any data present at
TXDI ( if PDME is reset ) or DBFR ( if PDME is set ) will be transmitted. CTSB parallels the operation of
the CTS output pin.
When CRAM2 is set, ADR2 addresses coefficient RAM and when CRAM2 is reset, ADR2 addresses data
RAM. This bit must be set according to the desired RAM address.