
Analog Integrated Circuit Device Data
46
Freescale Semiconductor
33989
TYPICAL APPLICATIONS
SUPPLEMENTAL APPLICATION NOTES
Figure 24. Power Up and VDD1 Going Low with Stop Mode as Default Low Power Mode Selected
Power Up and VDD1 Going Low with Sleep Mode as Default Low Power Mode Selected
The first part of the graph is the same as the previous figure. If VDD1 is pulled below the VDD1 undervoltage reset (typ 4.6 V)
for instance by an overcurrent or short-circuit (ex short to 4.0 V), and if the low power mode previously selected was sleep mode
and if the BATFAIL flag has been cleared, the SBC enters reset mode for a time period of 100 ms. The pin WD stays high, but
the high level (VOH) follows the VDD1 level.The reset and interrupt pins are low. After the 100 ms, the SBC goes into Sleep mode.
VDD1 and V2 are off (The following figure is an example where VDD1 is shorted to 4.0 V, and after 100 ms the SBC enters sleep
mode.
Figure 25. Power up and VDD1 Going Low with Sleep Mode as Default Low Power Mode Selected
WAKE-UP TIMINGS — SLEEP MODE
The paragraphs below describe the wake-up events from Sleep mode, and the sequence of the signals at the SBC level. The
wake-up time described is the time from the wake-up event to the SBC reset pin release. The wake-up time is the sum of several
timings: wake-up signal detection, VDD1 regulator start-up and decoupling capacitor charge, and reset time. At the end of the
reset time, the reset pin goes from low to high and the MCU is ready to start software operations.
SBC in Normal request
mode
SBC in Normal
mode
SBC in Reset
mode
SBC in Normal
Request mode
350 ms
SBC in
RESET
mode
350 ms
VDD1
SPI (CS)
INT
WD
RST
Reset every 350 ms
No problem on
Watchdog period
Write Watchdog
each X ms
SBC in R e s e t
m o de
(B A T F A IL fla g
mu st b e c le a re d )
SB C in Sle e p m o d e
100 ms
S B C in N o rm a l re qu es t
mo d e
SBC in N o rm a l
mo d e
SBC in
R ESE T
mo d e
350 ms
VDD1
SPI (CS)
INT
WD
RST
Reset every 350 ms
Write Watchdog
each X ms
No problem on
Watchdog period