- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374284 > K4T1G164QA-ZCD5 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1Gb A-die DDR2 SDRAM Specification PDF資料下載
參數(shù)資料
| 型號： | K4T1G164QA-ZCD5 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 1Gb A-die DDR2 SDRAM Specification |
| 中文描述： | 1GB的芯片DDR2內(nèi)存規(guī)格 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大小： | 612K |
| 代理商： | K4T1G164QA-ZCD5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Page 16 of 28
Rev. 1.1 Aug. 2005
DDR2 SDRAM
1G A-die DDR2 SDRAM
Notes :
1. IDD specifications are tested after the device is properly initialized
2. Input slew rate is specified by AC Parametric Test Condition
3. IDD parameters are specified with ODT disabled.
4. Data bus consists of DQ, DM, DQS, DQS\, RDQS, RDQS\, LDQS, LDQS\, UDQS, and UDQS\. IDD values must be met with all combinations of EMRS
bits 10 and 11.
5. Definitions for IDD
LOW is defined as Vin
≤
VILAC(max)
HIGH is defined as Vin
≥
VIHAC(min)
STABLE is defined as inputs stable at a HIGH or LOW level
FLOATING is defined as inputs at VREF = VDDQ/2
SWITCHING is defined as:
inputs changing between HIGH and LOW every other clock cycle (once per two clocks) for address and control signals, and
inputs changing between HIGH and LOW every other data transfer (once per clock) for DQ signals not including masks or strobes.
For purposes of IDD testing, the following parameters are utilized
Detailed IDD7
The detailed timings are shown below for IDD7.
Legend: A = Active; RA = Read with Autoprecharge; D = Deselect
IDD7: Operating Current: All Bank Interleave Read operation
All banks are being interleaved at minimum tRC(IDD) without violating tRRD(IDD) and tFAW(IDD) using a burst length of 4. Control and address bus
inputs are STABLE during DESELECTs. IOUT = 0mA
Timing Patterns for 8bank devices x4/ x8
-DDR2-400 3/3/3 : A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7
-DDR2-533 4/4/4 : A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-DDR2-667 5/5/5 : A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
Timing Patterns for 8bank devices x16
-DDR2-400 3/3/3 : A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-DDR2-533 4/4/4 : A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
-DDR2-667 5/5/5 : A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
DDR2-667
DDR2-533
DDR2-400
Units
Parameter
5-5-5
4-4-4
3-3-3
CL(IDD)
5
4
3
tCK
tRCD(IDD)
15
15
15
ns
tRC(IDD)
60
60
55
ns
tRRD(IDD)-x4/x8
7.5
7.5
7.5
ns
tRRD(IDD)-x16
10
10
10
ns
tCK(IDD)
3
3.75
5
ns
tRASmin(IDD)
45
45
40
ns
tRP(IDD)
15
15
15
ns
tRFC(IDD)
127.5
127.5
127.5
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4T1G164QA-ZCE6 | 1Gb A-die DDR2 SDRAM Specification |
| K4T1G044QM-ZCCC | 1Gb M-die DDR2 SDRAM Specification |
| K4T1G084QM-ZCCC | 1Gb M-die DDR2 SDRAM Specification |
| K4T1G164QM-ZCCC | 1Gb M-die DDR2 SDRAM Specification |
| K4T1G044QM | 1Gb M-die DDR2 SDRAM Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4T1G164QA-ZCE6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Gb A-die DDR2 SDRAM Specification |
| K4T1G164QD | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Gb D-die DDR2 SDRAM Specification |
| K4T1G164QD-ZCE6000 | 制造商:Samsung Semiconductor 功能描述: |
| K4T1G164QE | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Consumer Memory |
| K4T1G164QE-HCE7000 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Gb E-die DDR2 SDRAM 60FBGA/84FBGA with Lead-Free & Halogen-Free (RoHS compliant) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。