參數(shù)資料
型號: K4S643232C-TL60
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: Dual Low-Noise Precision Rail-To-Rail Operational Amplifier 14-SOIC
中文描述: 200萬× 32內(nèi)存為512k × 32 × 4銀行同步DRAM LVTTL
文件頁數(shù): 16/43頁
文件大?。?/td> 1155K
代理商: K4S643232C-TL60
K4S643232C
CMOS SDRAM
REV. 1.1 Nov. '99
- 16
1) Read interrupted by Read (BL=4)
3. CAS Interrupt (I)
CLK
CMD
ADD
Note 1
RD
RD
A
B
QA
0
QB
1
QB
2
QB
3
QB
0
QA
0
QB
1
QB
2
QB
3
QB
0
tCCD
Note 2
2) Write interrupted by Write (BL=2)
3) Write interrupted by Read (BL=2)
WR
WR
A
B
tCCD Note 2
DA
0
DB
1
DB
0
tCDL
Note 3
CLK
CMD
ADD
DQ
WR
RD
A
B
tCCD Note 2
tCDL
Note 3
DA
0
QB
1
QB
0
DA
0
QB
1
QB
0
DQ(CL2)
DQ(CL3)
*Note :
1. By " Interrupt", It is meant to stop burst read/write by external command before the end of burst.
By "CAS Interrupt", to stop burst read/write by CAS access ; read and write.
2. t
CCD
: CAS to CAS delay. (=1CLK)
3. t
CDL
: Last data in to new column address delay. (=1CLK)
DQ(CL2)
DQ(CL3)
相關PDF資料
PDF描述
K4S643232C-TL70 Dual Low-Noise Precision Rail-To-Rail Operational Amplifier 14-SOIC
K4S643232C-TL80 Dual Low-Noise Precision Rail-To-Rail Operational Amplifier 8-PDIP
K4S643232C Replaced by TLC2201A : Advanced LinCMOS(TM) Low-Noise Precision Operational Amplifier 8-PDIP 0 to 70
K4S643232C-TC10 Low Noise Precision Advanced LinCMOS(TM) Single Operational Amplifier 20-LCCC -55 to 125
K4S643232C-TC55 Low Noise Precision Advanced LinCMOS(TM) Single Operational Amplifier 8-CDIP -55 to 125
相關代理商/技術參數(shù)
參數(shù)描述
K4S643232C-TL70 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232C-TL80 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232E 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232E- 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL(3.3V)
K4S643232E-TC45 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL