參數(shù)資料
型號: K4J55323QF-GC16
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 256Mbit GDDR3 SDRAM
中文描述: 片256Mbit GDDR3 SDRAM的
文件頁數(shù): 12/49頁
文件大?。?/td> 1027K
代理商: K4J55323QF-GC16
- 12 -
256M GDDR3 SDRAM
K4J55323QF-GC
Rev 1.8 (Apr. 2005)
CAS LATENCY (READ LATENCY)
The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output
data. The latency can be set to 5~9 clocks. If a READ command is registered at clock edge
n
, and the latency is
m
clocks, the data will
be available nominally coincident with clock edge
n
+
m
. Below table indicates the operating frequencies at which each CAS latency set-
ting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result.
CAS Latency
Allowable operating
Frequency (MHz)
CL=9
CL=8
800
-
700
-
-
600
-
-
SPEED
-12
-14
-16
-20
CL=7
CL=6
CL=5
-
-
-
-
-
-
-
-
-
-
-
500
NOP
NOP
NOP
READ
T0
T3
T5
T5n
/CK
CK
COMMAND
T4
RDQS
DQ
CL = 5
NOP
NOP
NOP
READ
T0
T4
T6
T6n
/CK
CK
COMMAND
T5
RDQS
DQ
CL = 6
Burst Length = 4 in the cases shown
Shown with nominal t
AC
and nominal t
DSDQ
DON’T CARE
TRANSITIONING DATA
~~
~~
相關PDF資料
PDF描述
K4J55323QF-GC20 256Mbit GDDR3 SDRAM
K4M51163LE 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M51163LE-F 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M51163LE-L 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M51163LE-YC 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
相關代理商/技術參數(shù)
參數(shù)描述
K4J55323QF-GC20 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR3 SDRAM
K4J55323QG 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR3 SDRAM
K4J55323QG-BC12 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR3 SDRAM
K4J55323QG-BC14 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR3 SDRAM
K4J55323QG-BC16 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR3 SDRAM