- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC81-01PI (LATTICE SEMICONDUCTOR CORP) In-System Programmable Analog Circuit PDF資料下載
參數(shù)資料
| 型號： | ISPPAC81-01PI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | In-System Programmable Analog Circuit |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 6/20頁 |
| 文件大小： | 176K |
| 代理商： | ISPPAC81-01PI |
Lattice Semiconductor
ispPAC81 Data Sheet
6
Timing Speci
fi
cations (JTAG Interface Mode)
T
A
= 25°C; V
S
= +5.0V (Unless otherwise speci
fi
ed)
*Note: During device JTAG programming, analog output response will deviate from expected behavior. This is
because all con
fi
guration information is erased and then re-written as part of a normal programming cycle, momen-
tarily changing device
fi
lter and gain parameters. Behavior will deviate from that expected during both of these
steps since the analog outputs are not clamped during a programming cycle. During erase, a drop in the
fi
lter cor-
ner frequency and an automatic change to the 10X gain setting can be expected (80ms minimum by speci
fi
cation)
and will continue until bits go to their
fi
nal state after a JTAG write command is issued (less than 2ms later, though
the write cycle must still be maintained for a full 80ms to achieve speci
fi
ed data retention).
Symbol
Dynamic Performance
tckmin
Minimum clock period
tckh
TCK high time
tckl
TCK low time
tmss
TMS setup time
tmsh
TMS hold time
tdis
TDI setup time
tdih
TDI hold time
tdozx
TDO
fl
oat to valid delay
tdov
TDO valid delay
tdoxz
TDI valid to
fl
oat delay
tpwp
Time for a programming operation
tpwe
Time for an erase operation
tpwcal1
Time for auto-cal operation on power-up
tcalmin
Minimum auto-cal pulse width
tpwcal2
Time for user-initiated auto-cal operation
Parameter
Condition
Min.
Typ.
Max.
Units
200
50
50
15
10
15
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ms
ms
ns
ms
60
60
60
100
100
250
Executed in Run-Test/Idle
Executed in Run-Test/Idle
Automatically executed at power-up
80
80
40
Executed on rising edge of CAL
100
CAL
(Note: CAL internally
initiated at device turn-on.)
V
OUT+
= V
OUT–
= 0
VOUT
tpwcal1, tpwcal2
tcalmin
tmss
tmss
TCK
TMS
tpwp, tpwe
*(PRGUSR/UBE executed in
Run-Test/Idle state)
tckmin
tckh
tckl
tmss
tdis
tmsh
tdih
tdozx
tdov
tdoxz
TCK
TMS
TDI
TDO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC81-01SI | In-System Programmable Analog Circuit |
| IT100 | P-CHANNEL JFET SWITCH |
| IT136 | Monolithic Dual PNP General Purpose Amplifier |
| IT136-TO71 | Monolithic Dual PNP General Purpose Amplifier |
| IT137 | Monolithic Dual PNP General Purpose Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPAC81-01SI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ispPAC-CLK5304S-01T48C | 功能描述:時鐘驅(qū)動器及分配 ISP Zero Delay Unv F an-Out Buf-Sngl End RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| ISPPACCLK5304S-01T48C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ispPAC-CLK5304S-01T48I | 功能描述:時鐘驅(qū)動器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| ISPPACCLK5304S-01T48I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。