- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC10-01SI (LATTICE SEMICONDUCTOR CORP) In-System Programmable Analog Circuit PDF資料下載
參數(shù)資料
| 型號： | ISPPAC10-01SI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | In-System Programmable Analog Circuit |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | PLASTIC, SOIC-28 |
| 文件頁數(shù)： | 2/23頁 |
| 文件大?。?/td> | 415K |
| 代理商： | ISPPAC10-01SI |
Specifications
ispPAC10
2
SYMBOL
PARAMETER
CONDITION
MIN.
TYP.
MAX.
UNITS
Analog Input
V
IN
±
(1)
V
IN-DIFF
V
OS
(2)
Input Voltage Range
Differential Input Voltage Swing (2)
Differential Offset Voltage (Input Referred)
Applied Either to V
IN+
or V
IN
–
2| V
IN+
–
V
IN
–
|
G = 10
G = 1
-40 to +85
°
C
1
6
4
V
V
p-p
μ
V
mV
μ
V/
°
C
pF
pA
nV/
√
Hz
20
0.2
50
10
9
2
3
38
100
1.0
V
OS
/
T
R
IN
C
IN
I
B
e
N
Analog Output
V
OUT
±
V
OUT-DIFF
I
OUT
±
V
CM
Static Performance
G
Differential Offset Voltage Drift
Input Resistance
Input Capacitance
Input Bias Current
Input Noise Voltage Density
at DC
At 10kHz, Referred to Input, G = 10
Output Voltage Range
Differential Output Voltage Swing (2)
Output Current
Common Mode Output Voltage
Present at Either V
OUT+
or V
OUT
–
2| V
OUT+
–
V
OUT
–
|
Source/Sink
(V
OUT+
+ V
OUT-
)/2 ; V
IN+
= V
IN
–
0.1
9.6
10
2.495
4.9
V
V
p-p
mA
V
2.500
2.505
Programmable Gain Range
Gain Error
Gain Matching
Gain Drift
Power Supply Rejection
Each Individual PACblock
R
L
= 300
Differential
Between Two Inputs of Same PACblock
-40 to +85
°
C
Differential at 1kHz
Single-ended at 1kHz
0
20
4.0
3.0
dB
%
%
G
/
T
PSR
20
80
77
ppm/
°
C
dB
dB
Common Mode Reference Output (VREF
OUT
)
VREF
OUT
Reference Output Voltage Range
CMV
IN
(4)
Common Mode Voltage Input
Reference Output Voltage Drift
IREF
OUT
Reference Output Current
Nominally 2.500V
-0.2
1.25
0.2
3.25
%
V
Optional External Common-Mode Voltage
-40 to +85
°
C
(VREF
OUT
=
±
1%) Source
(VREF
OUT
=
±
1%) Sink
10MHz Bandwidth; 1
μ
F Bypass Capacitor
1kHz
50
50
350
40
80
ppm/
°
C
μ
A
μ
A
μ
V
RMS
dB
Reference Output Noise Voltage
Reference Power Supply Rejection
Programming
Erase/Reprogram Cycles
10K
cycles
Digital I/O
V
IL
V
IH
I
IL
, I
IH
Input Low Voltage
Input High Voltage
Input Leakage Current
0
0.8
V
S
±
10
V
V
μ
A
μ
A
V
V
2.0
0V
≤
TCK Input
≤
V
S
0V
≤
CAL, TDI, TMS, TRST Inputs
≤
V
S
I
OL
= 4.0mA
I
OH
= -1.0mA
+40/-70
0.5
V
OL
V
OH
Output Low Voltage (TDO)
Output High Voltage (TDO)
2.4
Power Supplies
V
S
I
S
P
D
Temperature Range
Operating Supply Voltage
Supply Current
Power Dissipation
4.75
5.0
5.25
23
115
V
V
S
= 5.0V
V
S
= 5.0V
mA
mW
Operation
Storage
-40
-65
+85
+150
°
C
°
C
T
A
= 25
°
C; V
S
= 5.0V; Signal path = V
IN
to V
OUT
of one PACblock (second input unused); 1V
≤
V
OUT
≤
4V; Gain = 1; Output load = 200pf,
1M
.
Feedback enabled; Feedback capacitor = minimum; Auto-Cal initiated immediately prior. (Unless otherwise specified).
DC Electrical Characteristics
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC20 | In-System Programmable Analog Circuit |
| ISPPAC20-01J | In-System Programmable Analog Circuit |
| ISPPAC20-01JI | In-System Programmable Analog Circuit |
| ISPPAC30 | In-System Programmable Analog Circuit |
| ISPPAC30-01P | In-System Programmable Analog Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPAC20 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit |
| ISPPAC20-01J | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit |
| ISPPAC20-01JI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC20-01TI | 功能描述:SPLD - 簡單可編程邏輯器件 Not Upgrade Device CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC30 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。