- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC-POWR1014 (Lattice Semiconductor Corporation) In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller PDF資料下載
參數(shù)資料
| 型號： | ISPPAC-POWR1014 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| 中文描述： | 在系統(tǒng)可編程電源監(jiān)控器，復(fù)位發(fā)生器和排序控制器 |
| 文件頁數(shù)： | 21/45頁 |
| 文件大?。?/td> | 999K |
| 代理商： | ISPPAC-POWR1014 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
Lattice Semiconductor
ispPAC-POWR1014/A Data Sheet
21
cuits and ADC. The ispPAC-POWR1014/A can be programmed to operate in three modes: Master mode, Standal-
one mode and Slave mode. Table 5 summarizes the operating modes of ispPAC-POWR1014/A.
Table 5. ispPAC-POWR1014/A Operating Modes
A divide-by-32 prescaler divides the internal 8MHz oscillator (or external clock, if selected) down to 250kHz for the
PLD clock and for the programmable timers. This PLD clock may be made available on the PLDCLK pin by closing
SW2. Each of the four timers provides independent timeout intervals ranging from 32μs to 1.96 seconds in 128
steps.
Digital Outputs
The ispPAC-POWR1014/A provides 14 digital outputs, HVOUT[1:2] and OUT[3:14]. Outputs OUT[3:14] are perma-
nently configured as open drain to provide a high degree of flexibility when interfacing to logic signals, LEDs, opto-
couplers, and power supply control inputs. The HVOUT[1:2] pins can be configured as either high voltage FET driv-
ers or open drain outputs. Each of these outputs may be controlled either from the PLD or from the I
2
C bus (isp-
PAC-POWR1014A only). The determination whether a given output is under PLD or I
2
C control may be made on a
pin-by-pin basis (see Figure 12). For further details on controlling the outputs through I
2
C, please see the I
2
C/
SMBUS Interface section of this data sheet.
Figure 12. Digital Output Pin Configuration
High-Voltage Outputs
In addition to being usable as digital open-drain outputs, the ispPAC-POWR1014/A’s HVOUT1-HVOUT2 output
pins can be programmed to operate as high-voltage FET drivers. Figure 13 shows the details of the HVOUT gate
drivers. Each of these outputs may be controlled from the PLD, or with the ispPAC-POWR1014A, from the I
2
C bus
(see Figure 13). For further details on controlling the outputs through I
2
C, please see the I
2
C/SMBUS Interface sec-
tion of this data sheet.
Timer
Operating Mode
Standalone
SW0
Closed
SW1
Open
Condition
Comments
When only one ispPAC-POWR1014/A is used.
When more than one ispPAC-POWR1014/A is
used in a board, one of them should be configured
to operate in this mode.
When more than one ispPAC-POWR1014/As is
used in a board. Other than the master, the rest of
the ispPAC-POWR1014/As should be pro-
grammed as slaves.
MCLK pin tristated
Master
Closed
Closed
MCLK pin outputs 8MHz clock
Slave
Open
Closed
MCLK pin is input
OUTx
Pin
Digital Control
from PLD
Digital Control from I
2
C Register
(ispPAC-PO
W
R1014A only)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC-POWR1014-01T48I | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ISPPAC-POWR1014-01TN48I | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ISPPAC-POWR1014A | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ISPPAC-POWR1014A-01T48I | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ISPPAC-POWR1014A-01TN48I | In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPAC-POWR1014_08 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Supervisor, Reset Generator and Sequencing Controller |
| ispPAC-POWR1014-01T48I | 功能描述:監(jiān)控電路 Prec. Prog. Pwr Sppl y Seq. Mon. Trim I RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ISPPAC-POWR1014-01TN148I | 制造商:Lattice Semiconductor Corporation 功能描述:#WR MGR ISP RESET & SEQ CNTRL 48TQFP |
| ispPAC-POWR1014-01TN48I | 功能描述:監(jiān)控電路 Prec. Prog. Pwr Sppl y Seq. Mon. Trim I RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| ispPAC-POWR1014-02T48I | 功能描述:監(jiān)控電路 Prec Progm Pwr Sply Seq Mon Trim, IND RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。