參數(shù)資料
型號: ISPPAC-CLK5312S-01TN48I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 22/56頁
文件大小: 0K
描述: IC CLOCK PROGRAM BUFFER 48TQFP
標準包裝: 250
系列: ispClock™
類型: 時鐘發(fā)生器,扇出配送,零延遲緩沖器
PLL: 帶旁路
輸入: HSTL,LVCMOS,LVDS,LVPECL,LVTTL,SSTL
輸出: eHSTL,HSTL,LVCMOS,LVTTL,SSTL
電路數(shù): 1
比率 - 輸入:輸出: 2:12
差分 - 輸入:輸出: 是/無
頻率 - 最大: 267MHz
除法器/乘法器: 是/無
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-TQFP(7x7)
包裝: 托盤
Lattice Semiconductor
ispClock5300S Family Data Sheet
29
Non Zero Delay Buffer Mode 1
In the non zero delay buffer mode as shown in Figure 24 the output routing matrix completely bypasses the PLL.
Each of the single ended input reference clocks can be routed to any number of available output clocks.
In this mode of operation there is no skew control.
Figure 24. Non Zero Delay Fan Out Buffer Mode 1
O
u
tp
u
tRo
u
ting
Matrix
O
u
tp
u
tRo
u
ting
Matrix
O
u
tp
u
tRo
u
ting
Matrix
Single Ended /
Clock Input
REFA_REFP /
REFB_REFN
PLL Bypassed
ispClock5300S
V1
V3
Single Ended /
Clock Input
REFB_REFN /
REFA_REFP
V2
相關PDF資料
PDF描述
VI-27Z-MX-F2 CONVERTER MOD DC/DC 2V 30W
X9317TM8I-2.7T2 IC XDCP 100TAP 100K 3WIRE 8-MSOP
X9314WST1 IC XDCP SGL 32-TAP 10K 8-SOIC
ISPPAC-CLK5316S-01T64C IC BUFFER FANOUT ISP UNIV 64TQFP
VE-25X-IV CONVERTER MOD DC/DC 5.2V 150W
相關代理商/技術參數(shù)
參數(shù)描述
ISPPACCLK5312S-01TN48I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5312S-01TN64C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5312S-01TN64I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5316S-01T48C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5316S-01T48I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended