參數(shù)資料
型號(hào)： ISL5217KIZ
廠商： INTERSIL CORP
元件分類： 無(wú)繩電話/電話
英文描述： Quad Programmable Up Converter
中文描述： TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196
封裝： 15 X 15 MM, LEAD FREE, PLASTIC, BGA-196
文件頁(yè)數(shù)： 34/43頁(yè)
文件大?。?/td> 797K
代理商： ISL5217KIZ
34
FN6004.3
July 8, 2005
NOTES:
29. When in the QASK mode, the I and Q symbols will not be moved into the FIFO until both have been received.
30. When in the FM mode, the I symbol is moved to the FIFO after it has been shifted in.
31. The order of the I and Q symbols is based on the I and Q time slot values.
TABLE 35. Q - SERIAL TIME SLOT (Continued)
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x13
BIT
FUNCTION
DESCRIPTION
TABLE 36. RAM DATA (15:0)
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x14
BIT
FUNCTION
DESCRIPTION
15:0
RAM Data
Indirect data port for the Gain profile, I and Q coefficients RAMs.
TABLE 37. RAM ADDRESS (15:0)
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x15
BIT
FUNCTION
DESCRIPTION
15:0
RAM Address
Indirect address port for the Gain profile, I and Q coefficients RAMs. The MSB determines the type of
access.
1 = read 0 = write.
TABLE 38. STATUS (15:0)
TYPE: SINGLE CHANNEL DIRECT, ADDRESS: 0x16
BIT
FUNCTION
DESCRIPTION
15:12
Reserved
Not Used.
11
Channel Flushed
Indicates zero valued data has propagated through the channel after entering the off-line mode. Counts
24 consecutive FIFO reads after deassertion of on-line control bit, Main Control, 0x0C, bit 6.
10
I FIR Overflow
I FIR accumulator output saturates to most positive value.
9
I FIR Underflow
I FIR accumulator output saturates to most negative value + 1.
8
Q FIR Overflow
Q FIR accumulator output saturates to most positive value.
7
Q FIR Underflow
Q FIR accumulator output saturates to most negative value + 1.
6:4
FIFO Read Address
<2:0>
FIFO read address range 0 to 7, 0 = empty, 7 = full.
3
FIFO Underflow
FIFO read address = 0, FIFO write =0, FIFO read =1.
2
FIFO Overflow
FIFO read address = 7.
1
FIFO Almost Empty
FIFO read address < Almost empty threshold.
0
FIFO Empty
FIFO read address = 0.
NOTES:
32. Status bits <10:7,3> are or’ed and latched by the Top
μ
P interface.
33. Status bits <11:0> are latched by the single channel
μ
P interface.
34. The status register is cleared by writing to the Top status register.
35. Detection of FIFO overflow puts the channel in the off-line mode.
36. The Channel flushed status is be asserted 24 sample clocks after entering the off-line mode.
ISL5217
相關(guān)PDF資料
PDF描述
ISL5314INZ Direct Digital Synthesizer
ISL5314IN Direct Digital Synthesizer
ISL5314 Direct Digital Synthesizer
ISL5314EVAL2 Direct Digital Synthesizer
ISL54048 Ultra Low ON-Resistance, +1.65V to +4.5V, Single Supply, Dual SPST Analog Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL5239 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Pre-Distortion Linearizer
ISL5239EVAL1 功能描述:EVALUATION BOARD FOR ISL5239 RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開(kāi)發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
ISL5239KI 功能描述:音頻 DSP PA LINEARIZER IND TEMP 1 0MM PITCH RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
ISL5239KIZ 功能描述:音頻 DSP PA LINEARIZER IND 0MM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
ISL5314 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Digital Synthesizer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*