Serial Test Loopbacks (1.C004.12 & 4.C004.12) In addition to the above loopbacks, the ISL35822 also offers two serial loopbacks dire" />
參數(shù)資料
型號(hào)： ISL35822LPIK
廠商： Intersil
文件頁數(shù)： 7/75頁
文件大?。?/td> 0K
描述： IC CLOCK/DATA RECOVERY 192EBGA-B
標(biāo)準(zhǔn)包裝： 90
類型： 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器
PLL： 無
輸入： CML
輸出： CML，CMOS
電路數(shù)： 1
比率 - 輸入:輸出： 8:8
差分 - 輸入:輸出： 是/是
頻率 - 最大： 1.59Gbps
電源電壓： 1.3 V ~ 1.41 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 192-EBGA
供應(yīng)商設(shè)備封裝： 192-EBGA-B（17x17）
包裝： 托盤
15
Serial Test Loopbacks (1.C004.12 & 4.C004.12)
In addition to the above loopbacks, the ISL35822 also offers
two serial loopbacks directly between the serial inputs and
outputs. These loopbacks use the recovered clock as the
timing for the outputs (instead of the multiplied reference
clock), so do not reset the jitter or clock domains, and in
addition do NOT provide any pre-emphasis on the outputs.
Furthermore, on the PMA/PMD side (1.C004.12) the lanes
are internally swapped (so the Lane 3 output is from the
Lane 0 input, etc.). Because of their limited utility, they are
not illustrated in Figure 2 or Figure 6. They are mainly useful
for debugging an otherwise intractable system problem. The
reference clock still needs to be within locking range of the
input frequency. The remainder of the signal path will remain
active (as normal), so that if for example 1.C004.12 is set,
data coming in on RCX[3:0], in addition to emerging on
TCX[0:3] without retiming, etc., will also emerge from
TXP[3:0] retimed, as usual.
Serial Management Interface
The ISL35822 implements the MMD Management Interface
defined in IEEE 802.3-2002 Clauses 22 & enhanced in IEEE
802.3ae-2002 Clause 45. This two-pin interface allows serial
read/write of the internal control registers and consists of the
MDC clock and MDIO data terminals. The PADR[4..0] pins
are used to select the ‘Port address’ to which a given
ISL35822 device responds. The ISL35822 will ignore Clause
22 format frames (on a frame-by-frame basis), based on the
second ST (start) bit value. The two formats are shown in
Table 3, together with the references to the respective IEEE
802.3 specifications.
MDIO Register Addressing
The PADR[4..0] hardware address pins control the PRTAD
(Port Address) value, each port normally consisting of a
series of MDIO Managed Devices (MMDs). Each Port may
include up to 31 different devices, of which the current
specification defines 8 types, and allows vendor
specification of two others. The ISL35822 device
corresponds to the PMA/PMD, PCS and PHY XGXS defined
types, so responds to DEVAD values of 1, 3 and 4
respectively. The Clause 45-accessible registers are listed
for each Device Address in the tables referenced in Table 2.
Many of these register addresses are IEEE-defined; the
‘Vendor Defined’ registers are arranged to be as DEVAD
independent as possible.
Each individual device may have up to 216 (65,536)
registers. The ISL35822 implements all the defined registers
for 10GBASE PMA/PMD, 10GBASE-X PCS and PHY XS
devices, and a few Vendor Specific registers for each
DEVAD respectively. The latter have been placed in the
blocks beginning at D.C000’h so as to avoid the areas
currently defined as for use by the XENPAK module and
similar MSA devices, to facilitate use of the ISL35822 in
such modules and systems.
Table 2. DEVAD DEVICE ADDRESS TABLE
DEVAD VALUE
IEEE DEFINITION
REGISTER LIST
TABLE
DEVAD = 1 (00001’b) PMA/PMD Device
DEVAD = 3 (00011’b) PCS Device
DEVAD = 4 (00100’b) PHY XS (XGXS) Device Table 74, page 45
Table 3. MDIO MANAGEMENT FRAME FORMATS
CLAUSE 22 FORMAT (FROM TABLE 22-10 IN IEEE STD 802.3-2002 EDITION, FOR REFERENCE)
OPERN
PRE
ST
OP
PHYAD
REGAD
TA
DATA
IDLE
Read
1….1
01
10
PPPPP
RRRRR
Z0
DDDDDDDDDDDDDDDD
Z
Write
1….1
01
PPPPP
RRRRR
10
DDDDDDDDDDDDDDDD
Z
CLAUSE 45 FORMAT (FROM TABLE 45-64 IN IEEE 802.3.ae-2002)
OPERN
PRE(1)
ST
OP
PRTAD
DEVAD
TA
ADDRESS/DATA
IDLE
Addrs
1….1
00
PPPPP
DDDDD
10
AAAAAAAAAAAAAAAA
Z
Write
1….1
00
01
PPPPP
DDDDD
10
DDDDDDDDDDDDDDDD
Z(2)
Read
1….1
00
11
PPPPP
DDDDD
Z0
DDDDDDDDDDDDDDDD
Z
Read Inc
1….1
00
10
PPPPP
DDDDD
Z0
DDDDDDDDDDDDDDDD
Z
Note (1): The ‘Preamble’ consists of at least 32 bits. After a software reset, a few extra preamble bits may be needed, depending on the MDC clock rate. See timing
diagrams in Figure 15 and Figure 17.
Note (2): The actual register will not be updated until up to three additional MDC cycles have been received. See Figure 15.
ISL35822
相關(guān)PDF資料
PDF描述
ISL41334IRZ-T7A IC TXRX RS232/485 DL 2PRT 40QFN
ISL43485IB-T IC TXRX 1TX/1RX 3V RS-485 8-SOIC
ISL51002CQZ-110 IC FRONT END 10BIT VID 128-MQFP
ISL5314IN IC SYNTHESIZER DIGITAL 48-MQFP
ISL55100AIRZ-T IC COMP DRVR/WINDOW 18V 72-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ISL36111DRZ-TS 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
ISL36356A-APDK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PRISM 11Mbps Wireless Local Area Network Access Point
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*