- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2001 > ISL35822LPIK (Intersil)IC CLOCK/DATA RECOVERY 192EBGA-B PDF資料下載
參數(shù)資料
| 型號： | ISL35822LPIK |
| 廠商： | Intersil |
| 文件頁數(shù)： | 6/75頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 192EBGA-B |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 無 |
| 輸入： | CML |
| 輸出： | CML，CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 8:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.59Gbps |
| 電源電壓： | 1.3 V ~ 1.41 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 192-EBGA |
| 供應(yīng)商設(shè)備封裝： | 192-EBGA-B（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
14
PHY XS (Serial) Loopback (4.0.14 & 4.C004.[11:8])
The PHY XS loopback is implemented from the output of the
TXP[3:0] serializers to the input multiplexers in front of the
RXP[3:0] CDRs. All four lanes are controlled by bit 4.0.14,
while the individual lanes can be controlled (one at a time) by
the 4.C004’h.[11:8] bits. Assuming that this is the only
loopback enabled, and that the BIST and test pattern
generation features are not enabled, the signal flow is from
the RCX[3:0][P/N] pins through almost all the ‘ingress’
channel to the input of the (still active) TXP[3:0] output drivers,
then (bypassing the RXP[3:0][P/N] inputs, the equalizers and
LOS detectors) back from the CDRs through almost all the
‘egress’ channel to the TCX[3:0][P/N] pins.
PCS Parallel Network Loopback (3.C004.[3:0])
This loopback is implemented (at the internal XGMII-like level)
from the output of the RXFIFOs in the ‘ingress’ channel to the
input of the TXFIFOs in the ‘egress’ channel. The individual
lanes can be controlled (one at a time) by the 3.C004’h.[3:0]
bits. Assuming that this is the only loopback enabled, and that
the BIST and test pattern generation features are not enabled,
the signal flow is from the RCX[3:0][P/N] pins through the
PMA/PMD and PCS and again PMA/PMD to the
TCX[3:0][P/N] pins. This could also be seen as a ‘short’
loopback at the XGMII input of the PHY XS.
PCS (Parallel) Loopback (4.C004.[3:0] & Optionally
3.0.14)
This loopback is implemented (at the internal XGMII-like level)
from the output of the RXFIFOs in the ‘egress’ channel to the
input of the TXFIFOs in the ‘ingress’ channel. The individual
lanes can be controlled (one at a time) by the 4.C004’h.[3:0]
bits. If the enable bit in 3.C001.7 (Table 64) is set, all four
lanes can be controlled by bit 3.0.14. Since the latter is
specifically excluded by subclause 45.2.3.1.2 of the IEEE
802.3ae-2002 specification for a 10GBASE-X PCS, the
default is to NOT enable this loopback bit, and if it is enabled,
the ISL35822 does not conform to the IEEE specification. A
maintenance request has been submitted to the IEEE to
enable this loopback bit as optional, and to allow a ‘PCS
Loopback Capability’ bit in register bit 3.24.10 (see
http://www.ieee802.org/3/maint/requests/maint_1113.pdf), but
this has so far been rejected, and may never be approved.
Assuming that this is the only loopback enabled, and that the
BIST and test pattern generation features are not enabled, the
signal flow is from the RXP[3:0][P/N] pins through the full PHY
XS via the internal XGMII to the TXP[3:0][P/N] pins. This
could also be seen as a ‘short’ loopback at the XGMII input of
the PCS.
PLL LOCK
FAIL
IEEE REG
1.8.11
See LASI
TXFAULT
IEEE REG
1.1.7
IEEE REG
1.8.10
See LASI
IEEE REG
1.10.0
IEEE REG
1.10.4:1
CX4
LX4
OPRLOS
[3:0]
REG
1.C00A.7:4
REG
1.C01D.6
PCS
BYTE
SYNC
PCS
LANE
ALIGN
IEEE REG
3.1.2
PHY XS
BYTE
SYNC
PHY XS
LANE
ALIGN
IEEE REG
3.1.7
IEEE REG
3.8.11
IEEE REG
3.8.10
See LASI
IEEE REG
3.24.3:0
IEEE REG
3.24.12
IEEE REG
4.1.7
IEEE REG
4.8.11
IEEE REG
4.8.10
See LASI
IEEE REG
4.24.12
IEEE REG
4.1.2
IEEE REG
4.24.3:0
REG
4.C00A.3:0
PHY XS
SIGNAL
DETECT
PMA/PMD
SIGNAL
DETECT
REG
1.C00A.3:0
CX4
SIGNAL_
DETECT
REG
1.C001.10:8
leve
l
REG
3.C001.10:8 level
CX4
LX4
IEEE REG
1.1.2
REG
1.C012h.13
POLARITY
See LASI
FIGURE 4. IEEE AND VENDOR SPECIFIC FAULT AND STATUS REGISTERS (EQUIVALENT SCHEMATIC)
ISL35822
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL41334IRZ-T7A | IC TXRX RS232/485 DL 2PRT 40QFN |
| ISL43485IB-T | IC TXRX 1TX/1RX 3V RS-485 8-SOIC |
| ISL51002CQZ-110 | IC FRONT END 10BIT VID 128-MQFP |
| ISL5314IN | IC SYNTHESIZER DIGITAL 48-MQFP |
| ISL55100AIRZ-T | IC COMP DRVR/WINDOW 18V 72-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL36111 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender |
| ISL36111DRZ-EVALZ | 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| ISL36111DRZ-T7 | 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ISL36111DRZ-TS | 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISL36356A-APDK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PRISM 11Mbps Wireless Local Area Network Access Point |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。