GNDA should be kept as “quiet” as possible. There are also two further analog supplies, VDDAC
參數(shù)資料
型號(hào)： ISL35822IK
廠商： Intersil
文件頁(yè)數(shù)： 69/75頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK/DATA RECOVERY 192EBGA-B
標(biāo)準(zhǔn)包裝： 90
類型： 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器
PLL： 無(wú)
輸入： CML
輸出： CML，CMOS
電路數(shù)： 1
比率 - 輸入:輸出： 8:8
差分 - 輸入:輸出： 是/是
頻率 - 最大： 3.1875Gbps
電源電壓： 1.425 V ~ 1.575 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 192-EBGA
供應(yīng)商設(shè)備封裝： 192-EBGA-B（17x17）
包裝： 托盤
71
GNDA should be kept as “quiet” as possible. There are also
two further analog supplies, VDDAC and VDDAV for the CMU
and VCO respectively. These two also need to be kept quiet.
The VDDA, VDDAC, VDDAV and VDD voltage requirements of
the standard ISL35822 are all 1.5V (for the Low Power
LX4-only version 1.355V). The ripple noise on the VDDA#
voltage rails should be as low as possible for best jitter
performance. Therefore, in the layout, each VDDA should be
decoupled from the main 1.5V(1.355V) supply by means of
cut outs in the power plane, and the power to the individual
VDDA areas supplied through ferrite beads (1A capability is
recommended). The cut out spacing should be at least 20mil
(0.5mm).
A “quiet” analog ground also enhances the jitter performance
of the ISL35822 as well. A similar cut out in the ground plane
is recommended, to isolate the analog sections from the
digital ones.
Recommended Power Supply Decoupling
For the ISL35822, the decoupling for VDDA VDD, VDDAC,
and VDDAV must all be handled individually.
VDDA (1.5V/1.355V) provides power to most of the analog
circuits as well as the high speed I/Os. The analog power
supply VDDA must have an impedance of less than 0.4
from around 50kHz to over 1GHz. This can be achieved by
using one 22F (1210 case size, Ceramic), and eleven
0.1F (0402 case size, ceramic), and eleven 0.01F (0402
case size, ceramic) capacitors in parallel. The 0.01F and
0.1F 0402 case size capacitors must be placed right next to
the VDDA balls as close as possible. Note that the 22F
capacitor must be ceramic for the lowest ESR possible, and
must be of 1210 case size or better to achieve this. The
0.01F capacitors should be of case size 0402 or better,
offering the lowest ESL to achieve low impedance towards
the GHz range. Also, note that the ground of these
capacitors must be well connected to GNDA.
Similarly VDDAC and VDDAV (also 1.5V/1.355V) supply the
frequency (and hence jitter) determining sections of the
ISL35822. They should each be decoupled using one 22F
ceramic lowest-ESR-possible capacitor, and one each of
0.01F and 0.1F. The latter especially should be close to
the respective balls of the device, with a low impedance
trace-path to the device and to GNDA.
The VDD (1.5V/1.355V) supply is the power rail for the
ISL35822core logic circuit. For this supply, at least three
0.1F (0402 case size), three 0.01F (0402 case size) and a
10F (tantalum or ceramic) capacitor are recommended.
Place the 0.01F and 0.1F capacitors as close to the VDD
balls as possible.
VDDPR (recommended 2.5V or less) is used for certain ESD
protection circuits; at least two 0.01F (0402 case size), and
two 0.1F (0402 case size) capacitors are recommended.
Place the 0.01F and 0.1F capacitors as close to the
VDDPR balls as possible. If the VDDPR supply can be
applied faster or earlier than the VDD supply, it is
recommended that a limiting clamp be provided to maintain
the Absolute Maximum Rating limits of Table 102. A simple
example of such a clamp is given in Figure 25, using a small
shunt regulator. Since the power dissipation of the regulator
is negligible except during the supply power-up time
difference, no special heat dissipation precautions are
needed.
XENPAK/XPAK/X2 Interfacing
The ISL35822 incorporates a number of features that
facilitate interface to the (pin-function-compatible) XENPAK,
XPAK and X2 interfaces. The relevant 3.125Gbps serial lines
in the ISL35822IK are brought out in exactly the correct
order to be connected to the edge connector, minimizing any
layout problems, and the use of vias, in PCB design.
Furthermore, the ISL35822 device also incorporates the
logic required to handle the TX_ON/OFF and LASI pins, to
interface (via an I2C bus) with an EEPROM (or similar
device) to load the NVR space with all the MDIO register
values specified in the XENPAK MSA R3.0 specification
(which are referenced, with only minor OUI-number type
changes in the XPAK and X2 specifications), and to transfer
Digital Optical Monitoring (DOM) information from typical
I2C-interface devices into the XENPAK (etc.) specified MDIO
space. If the XP_ENA pin is high at the end of hardware or
full MDIO reset, the I2C engine will attempt to read whatever
device is on the bus at the A0:00’h address. If it succeeds, it
will read the A0:01’h address, and so on, till it reaches
A0:FF’h. If at any point the number of I2C Acknowledge
(ACK) failures on any address exceeds the limit set in
register 1.8005’h (see Table 20) the NVR load will fail, and
the result of the operation in 1.8000’h will report the failure.
If a suitable device with 256 bytes at the A0 device address
(either a serial EEPROM device like the Atmel AT24C02A or
a device such as the Micrel MIC3000 or the Dallas
Semiconductor DS1852) is present, the data in it will thus be
transferred to the MDIO register space. Most of this data is
merely copied to the MDIO space, but a few specific items
(listed in Table 22) have additional effects, for example
providing the ‘Package OUI values for 1.14:15, or the DOM
Capability bits in the 1.807A register.
If these DOM Capability bits (listed in Table 23) indicate that
the 2-wire bus has a device (again such as the Micrel
MIC3000 or the Dallas Semiconductor DS1852) oriented to
performing the SFF-8472-defined DOM function, the
ISL35822 will attempt to read the data from that device into
the MDIO DOM Alarm and Warning Thresholds registers
(see Table 32), and the current A/D value and flag registers
(see Table 33, Table 36 and Table 37). If the XENPAK DOM
Operation Control and Status Register (see Table 38) is set
appropriately, the DOM current A/D value and flag registers
will be updated periodically from all the DOM device(s), via
ISL35822
相關(guān)PDF資料
PDF描述
VI-22Y-MX-S CONVERTER MOD DC/DC 3.3V 49.5W
VI-22Y-MW-S CONVERTER MOD DC/DC 3.3V 66W
MS27474E16B55PA CONN RCPT 55POS JAM NUT W/PINS
V24A24M300BF3 CONVERTER MOD DC/DC 24V 300W
D38999/24KC4SA CONN RCPT 4POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL35822LP 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
ISL35822LPIK 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*