Note (1): These bits are latched high on any LOS condition detected. They are reset low on being read. Auto-Configure Register List Tabl" />
參數(shù)資料
型號: ISL35822IK
廠商: Intersil
文件頁數(shù): 47/75頁
文件大小: 0K
描述: IC CLOCK/DATA RECOVERY 192EBGA-B
標(biāo)準(zhǔn)包裝: 90
類型: 時鐘和數(shù)據(jù)恢復(fù)(CDR),多路復(fù)用器
PLL:
輸入: CML
輸出: CML,CMOS
電路數(shù): 1
比率 - 輸入:輸出: 8:8
差分 - 輸入:輸出: 是/是
頻率 - 最大: 3.1875Gbps
電源電壓: 1.425 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 192-EBGA
供應(yīng)商設(shè)備封裝: 192-EBGA-B(17x17)
包裝: 托盤
51
Note (1): These bits are latched high on any LOS condition detected. They are reset low on being read.
Auto-Configure Register List
Table 89. PHY XS OUTPUT AND TEST FUNCTION CONTROL REGISTER
MDIO REGISTER ADDRESS = 4.49160 (4.C008’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
4.49160.15:14
Reserved
10’b
R/W
Test Function, do not alter
4.49160.13
ENA_3
Enable Lane 3 O/P
1’b
R/W
0 = disable
4.49160.12:10
Reserved
010’b
R/W
Test Function, do not alter
4.49160.9
ENA_2
Enable Lane 2 O/P
1’b
R/W
0 = disable
4.49160.8:6
Reserved
010’b
R/W
Test Function, do not alter
4.49160.5
ENA_1
Enable Lane 1 O/P
1’b
R/W
0 = disable
4.49160.12:10
Reserved
010’b
R/W
Test Function, do not alter
4.49160.1
ENA_0
Enable Lane 0 O/P
1’b
R/W
0 = disable
4.49160.0
Reserved
0’b
R/W
Test Function, do not alter
Table 90. PHY XS STATUS 4 LOS DETECTOR REGISTER
MDIO REGISTER ADDRESS = 4.49162 (4.C00A’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
4.49162.15:4
Reserved
00’b
4.49162.3
PHY_LOS_3
1 = Signal less than threshold
0 = Signal greater than threshold
0’b
RO/LH(1) Loss Of Signal for lane 3
4.49162.2
PHY_LOS_2
0’b
Loss Of Signal for lane 2
4.49162.1
PHY_LOS_1
0’b
Loss Of Signal for lane 1
4.49162.0
PHY_LOS_0
0’b
Loss Of Signal for lane 0
Table 91. PHY XS CONTROL REGISTER 4
MDIO REGISTER ADDRESS = 4.49163 (4.C00B’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
4.49163.15:2
Reserved
00’h
4.49163.1
TXCLK20
0 = disable 1 = enable
0’b
R/W
TXCLK20 pin output
4.49163.0
Test
Internal
0’b
R/W
User must keep at 0’b
Table 92. Auto-CONFIGURE REGISTERS
Auto-configure Pointer is (S), Auto-configure Size is (N), from 1.8106’h & 1.8105’h respectively
NVR ADDRESS
TARGET REGISTER BITS ADDRESS (1)
TARGET NAME(1)
DETAILS
DEC
HEX
DEC
HEX
S + 0
4.49158.[3:0]
4.C006.[3:0]
PHY XS Equalizer Value
S + 1
4.49157.[7:0]
4.C005.[7:0]
PHY XS Pre-emphasis Lanes 1:0
S + 2
4.49157.[15:8]
4.C005.[15:8]
PHY XS Pre-emphasis Lanes 3:2
S + 3
1.49158.[3:0]
1.C006.[3:0]
PMA/PMD Equalizer Value
S + 4
1.49157.[7:0]
1.C005.[7:0]
PMA/PMD Pre-emphasis Lanes 1:0
S + 5
1.49157.[15:8]
1.C005.[15:8]
PMA/PMD Pre-emphasis Lanes 3:2
S + 6
1.36864.[6:0].
1.9000.[6:0]
LASI RX Alarm Control
ISL35822
相關(guān)PDF資料
PDF描述
VI-22Y-MX-S CONVERTER MOD DC/DC 3.3V 49.5W
VI-22Y-MW-S CONVERTER MOD DC/DC 3.3V 66W
MS27474E16B55PA CONN RCPT 55POS JAM NUT W/PINS
V24A24M300BF3 CONVERTER MOD DC/DC 24V 300W
D38999/24KC4SA CONN RCPT 4POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL35822LP 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
ISL35822LPIK 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1