- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384519 > ISD5008 (WINBOND ELECTRONICS CORP) Single-Chip Voice Record/Playback Device（Single-chip Durations of 4 to 8 minutes)(單片的錄音/錄音重放器(單片信息存儲持續(xù)時間4到8分鐘）) PDF資料下載
參數(shù)資料
| 型號： | ISD5008 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | Single-Chip Voice Record/Playback Device（Single-chip Durations of 4 to 8 minutes)(單片的錄音/錄音重放器(單片信息存儲持續(xù)時間4到8分鐘）) |
| 中文描述： | 單芯片語音記錄/播放設備（單4至8分鐘芯片工期）（單片的錄音/錄音重放器（單片信息存儲持續(xù)時間4到8分鐘）） |
| 文件頁數(shù)： | 26/46頁 |
| 文件大?。?/td> | 1115K |
| 代理商： | ISD5008 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
ISD5008 Product
23
ISD
D11, D12 and D13 of CFG1. They control the
setting of the Volume Control. (g). Bits VLS0
and VLS1 are bits D14 and D15 of CFG1.
They control the Volume Control MUX.
The end result of the above set up is
CFG0=0100 0100 0000 1011 (hex 440B)
and
CFG1=0000 0001 1110 0011 (hex 01E3).
Since both registers are being loaded, CFG0 is
loaded followed by the loading of CFG1. These
two registers must be loaded in this order. The inter-
nal set up for both registers will take effect synchro-
nously with the rising edge of SS.
5.2
The call record mode adds the ability to record
the incoming phone call. In most applications, the
ISD5008 would first be set up for Feed Through
Mode as described above. When the user wishes
to record the incoming call, the set up of the chip
is modified to add that ability. For the purpose of
this explanation, we will use the 6.4 kHz sample rate
during recording.
CALL RECORD
The block diagram of the ISD5008 shows that the
Multilevel Storage array is always driven from the
SUM2 SUMMING amplifier. The path traces back
from there through the LOW PASS Filter, THE FILTER
MUX, THE SUM1 SUMMING amplifier, the SUM1
MUX, then from the ANA in amplifier. Feed Through
Mode has already powered up the ANA IN amp
so we only need to power up and enable the path
to the Multilevel Storage array from that point:
1.
Select the ANA IN path through the SUM1
MUX
—Bits S1S0 and S1S1 control the state of
the SUM1 MUX. These are bits D9 and D10
respectively of CFG1 and they should be
set to the state where both D9 and D10 are
ZERO to select the ANA IN path.
2.
Select the SUM1 MUX input (only) to the S1
SUMMING amplifier
—Bits S1M0 and S1M1
control the state of the SUM1 SUMMING
amplifier. These are bits D7 and D8 respec-
tively of CFG1 and they should be set to the
state where D7 is ONE and D8 is ZERO to se-
lect the SUM1 MUX (only) path.
3.
Select the SUM1 SUMMING amplifier path
through the FILTER MUX
—Bit FLS0 controls
the state of the FILTER MUX. This is bit D4 of
CFG1 and it must be set to ZERO to select
the SUM1 SUMMING amplifier path.
4.
Power up the LOWPASS FILTER
—Bit FLPD
controls the power up state of the LOW-
PASS FILTER stage. This is bit D1 of CFG1 and
it must be set to ZERO to power up the LOW
PASS FILTER STAGE.
5.
Select the 6.4 kHz sample rate
—Bits FLD0
and FLD1 select the Low Pass filter setting
and sample rate to be used during record
and playback. These are bits D2 and D3 of
CFG1. To enable the 6.4 kHz sample rate,
D2 must be set to ONE and D3 set to ZERO.
6.
Select the LOW PASS FILTER input (only) to
the S2 SUMMING amplifier
—Bits S2M0 and
S2M1 control the state of the SUM2 SUM-
MING amplifier. These are bits D5 and D6 re-
spectively of CFG1 and they should be set
to the state where D5 is ZERO and D6 is ONE
to select the LOW PASS FILTER (only) path.
In this mode, the elements of the original PASS
THROUGH mode do not change. The sections of
the chip not required to add the record path re-
main powered down. In fact, CFG0 does not
change and remains
CFG0=0100 0100 0000 1011 (hex 440B).
CFG1 changes to
CFG1=0000 0000 1100 0101 (hex 00C5).
Since CFG0 is not changed, it is only necessary to
load CFG1. Note that if only CFG0 was changed,
it would be necessary to load both registers.
5.3
The Memo Record mode sets the chip up to
record from the local microphone into the chip’s
Multilevel Storage Array. A connected cellular
telephone or cordless phone chip set may remain
powered down and is not active in this mode. The
MEMO RECORD
相關PDF資料 |
PDF描述 |
|---|---|
| ISD5100 | SINGLE-CHIP 1 TO 16 MINUTES DURATION VOICE RECORD/PLAYBACK DEVICES WITH DIGITAL STORAGE CAPABILITY |
| ISD5116 | Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability |
| ISD5116E | Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability |
| ISD5116ED | Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability |
| ISD5116EI | Single-Chip Voice Record/Playback Device Up to 16-Minute Duration with Digital Storage Capability |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISD5008E | 功能描述:IC VOICE REC/PLAY 4-8MIN 28-TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應商設備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008ED | 功能描述:IC VOICE REC/PL 4-8MIN EX 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應商設備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EDR | 功能描述:IC VOICE REC/PL 4-8MIN EX 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應商設備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EI | 功能描述:IC VOICE REC/PL 4-8MIN IN 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應商設備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EIR | 功能描述:IC VOICE REC/PL 4-8MIN IN 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標準包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應商設備封裝:28-PDIP 其它名稱:90-21300+000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。