- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4588 > IDT89HPES8T5ZHBC (IDT, Integrated Device Technology Inc)IC PCI SW 8LANE 5PORT 324-BGA PDF資料下載
參數(shù)資料
| 型號： | IDT89HPES8T5ZHBC |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 23/31頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI SW 8LANE 5PORT 324-BGA |
| 標準包裝： | 84 |
| 系列： | PRECISE™ |
| 類型： | PCI Express 開關(guān) - Gen1 |
| 應(yīng)用： | 服務(wù)器，儲存，通信，嵌入式，消費品 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 324-LBGA |
| 供應(yīng)商設(shè)備封裝： | 324-CABGA（19x19） |
| 包裝： | 托盤 |
| 其它名稱： | 89HPES8T5ZHBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
3 of 31
March 27, 2008
IDT 89HPES8T5 Data Sheet
Figure 3 Configuration Option
SMBus Interface
The PES8T5 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES8T5, allowing every
configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of
the PES8T5 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an
external Hot-Plug I/O expander.
Six pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus address pins. In
the slave interface, these address pins allow the SMBus address to which the device responds to be configured. In the master interface, these
address pins allow the SMBus address of the serial configuration EEPROM from which data is loaded to be configured. The SMBus address is set up
on negation of PERSTN by sampling the corresponding address pins. When the pins are sampled, the resulting address is assigned as shown in
As shown in Figure 4, the master and slave SMBuses may be used in a unified or split configuration. In the unified configuration, shown in Figure
4(a), the master and slave SMBuses are tied together and the PES8T5 acts both as a SMBus master as well as a SMBus slave on this bus. This
requires that the SMBus master or processor that has access to PES8T5 registers supports SMBus arbitration. In some systems, this SMBus master
interface may be implemented using general purpose I/O pins on a processor or micro controller, and may not support SMBus arbitration. To support
these systems, the PES8T5 may be configured to operate in a split configuration as shown in Figure 4(b).
In the split configuration, the master and slave SMBuses operate as two independent buses and thus multi-master arbitration is never required.
The PES8T5 supports reading and writing of the serial EEPROM on the master SMBus via the slave SMBus, allowing in system programming of the
serial EEPROM.
Bit
Slave
SMBus
Address
Master
SMBus
Address
1
SSMBADDR[1]
MSMBADDR[1]
2
SSMBADDR[2]
MSMBADDR[2]
3
SSMBADDR[3]
MSMBADDR[3]
4
0
MSMBADDR[4]
5
SSMBADDR[5]
1
61
0
71
1
Table 1 Master and Slave SMBus Address Assignment
x1
x4
PES8T5
x1
x4
PES8T5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL2MOS5001EV,118 | IC I-CODE SLI PLLMC |
| HSC49DREH-S93 | CONN EDGECARD 98POS .100 EYELET |
| AMC25DRTI-S93 | CONN EDGECARD 50POS DIP .100 SLD |
| AMC25DREI-S93 | CONN EDGECARD 50POS .100 EYELET |
| GCB60DHAR-S793 | CONN EDGECARD 120POS DIP .050 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT89HPES8T5ZHBCG | 功能描述:IC PCI SW 8LANE 5PORT 324-BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HT0808PYAAB | 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA |
| IDT89HT0808PYAABG | 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA |
| IDT89HT0808PYAABG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA |
| IDT89HT0808PYAABGI | 制造商:Integrated Device Technology Inc 功能描述:IC PCIE RETIMER 8CH 100CABGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。