- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360788 > ICSSSTUA32S869B 14-Bit Configurable Registered Buffer for DDR2 PDF資料下載
參數(shù)資料
| 型號： | ICSSSTUA32S869B |
| 英文描述： | 14-Bit Configurable Registered Buffer for DDR2 |
| 中文描述： | 14位可配置的注冊緩沖DDR2內(nèi)存 |
| 文件頁數(shù)： | 10/18頁 |
| 文件大?。?/td> | 303K |
| 代理商： | ICSSSTUA32S869B |
10
ICSSSTUA32S869B
Advance Information
1173—10/28/05
Absolute Maximum Ratings
Storage Temperature. . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to 2.5V
Input Voltage
1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
-0.5 to VDD + 2.5V
Output Voltage
1,2. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
-0.5 to VDDQ + 0.5
Input Clamp Current . . . . . . . . . . . . . . . . . . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . . . ±50mA
Continuous Output Current. . . . . . . . . . . . . . . ±50mA
VDDQ or GND Current/Pin . . . . . . . . . . . . . . . ±100mA
Package Thermal Impedance
3. . . . . . . . . . . . . . .
36°C
Stresses above those listed under Absolute Maximum Ratingsmay cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Notes:
1. The input and output negative voltage
ratings may be excluded if the input
and output clamp ratings are observed.
2. This current will flow only when the
output is in the high state level
V
0
>V
DDQ
.
3. The package thermal impedance is
calculated in accordance with
JESD 51.
Recommended Operating Conditions
PARAMETER
V
DD
V
REF
V
TT
V
I
Input Voltage
V
IH (DC)
DC Input High Voltage
V
IH (AC)
AC Input High Voltage
V
IL (DC)
DC Input Low Voltage
V
IL
(DC)
AC Input Low Voltage
V
IH
Input High Voltage Level
V
IL
Input Low Voltage Level
V
ICR
Common mode Input Range
V
ID
Differential Input Voltage
I
OH
I
OL
T
A
1
Guaranteed by design, not 100% tested in production.
Note: Reset# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation.
The differential inputs must not be floating unless Reset# is low.
MIN
1.7
TYP
1.8
MAX
1.9
UNITS
0.49 x V
DD
V
REF
- 0.04
0
V
REF
+ 0.125
V
REF
+ 0.250
0.5 x V
DD
V
REF
0.51 x V
DD
V
REF
+ 0.04
V
DDQ
V
REF
- 0.125
V
REF
- 0.250
0.65 x V
DDQ
0.35 x V
DDQ
1.125
0.675
0.600
-8
8
70
0
°C
High-Level Output Current
Low-Level Output Current
Data Inputs
mA
V
DESCRIPTION
I/O Supply Voltage
Reference Voltage
Termination Voltage
Operating Free-Air Temperature
RESET#,
C0
CLK, CLK#
C1
Device Mode
0
First Device in Pair, Front
1
Second Device in Pair, Back
Mode Select
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUB32866B | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUB32866Bz(LF)T | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUB32871A | 27-Bit Registered Buffer for DDR2 |
| ICSSSTUB32871AzLFT | 27-Bit Registered Buffer for DDR2 |
| ICSSSTUB32871AzT | 27-Bit Registered Buffer for DDR2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTUAF32865A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32865AHLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32866B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32866BHLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32866C | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。