- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360788 > ICSSSTUB32871AzLFT 27-Bit Registered Buffer for DDR2 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSSSTUB32871AzLFT |
| 英文描述： | 27-Bit Registered Buffer for DDR2 |
| 中文描述： | 27位注冊(cè)緩沖DDR2內(nèi)存 |
| 文件頁(yè)數(shù)： | 1/18頁(yè) |
| 文件大?。?/td> | 213K |
| 代理商： | ICSSSTUB32871AZLFT |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
Integrated
Circuit
Systems, Inc.
1186G—04/16/07
ICSSSTUB32871A
Recommended Application:
DDR2 Memory Modules
Provides complete DDR DIMM solution with
ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A
Optimized for DDR2 400/533/667 JEDEC 4 Rank
VLP DIMMS
Product Features:
27-bit 1:1 registered buffer with parity check
functionality
Supports SSTL_18 JEDEC specification on data
inputs and outputs
Supports LVCMOS switching levels on RESET input
50% more dynamic driver strength than standard
SSTU32864
Low voltage operation
V
DD
= 1.7V to 1.9V
Available in 96 BGA package
27-Bit Registered Buffer for DDR2
Functionality Truth Table
Pin Configuration
96 Ball BGA
(Top View)
A
B
1
2
3
4
5
6
C
D
E
F
G
H
J
K
L
M
N
P
R
T
Inputs
Outputs
RESET
DCS0
DCS1
CSGate
Enable
CK
CK
Dn,
DODTn,
DCKEn
Qn
QCS
QODT,
QCKE
H
L
L
X
↑
L
L
L
L
H
L
L
X
↓
↑
↓
↑
↓
↑
↓
↑
↓
↑
↓
↑
↓
↑
↑
↓
↓
↑
↓
H
H
L
H
H
L
L
X
L or H
L or H
X
Q
0
Q
0
Q
0
H
L
H
X
L
L
L
L
H
L
H
X
H
H
L
H
H
L
H
X
L or H
L or H
X
Q
0
Q
0
Q
0
H
H
L
X
L
L
H
L
H
H
L
X
H
H
H
H
H
H
L
X
L or H
L or H
X
Q
0
Q
0
Q
0
H
H
H
L
L
L
H
L
H
H
H
L
H
H
H
H
H
H
H
L
L or H
L or H
L or H
L or H
X
X
Q
0
Q
0
Q
0
H
H
H
H
L
Q
0
H
L
H
H
H
H
H
Q
0
H
H
H
H
H
H
Q
0
Q
0
Q
0
L
X or
floating
X or
floating
X or
floating
X or
floating
X or
floating
X or
floating
L
L
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUB32871AzT | 27-Bit Registered Buffer for DDR2 |
| ICSSSTUB32872A | 28-Bit Registered Buffer for DDR2 |
| ICSSSTUBF32866A | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUBF32866Az(LF)T | 25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUF32864A | 25-Bit Configurable Registered Buffer for DDR2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTUB32871AZT | 制造商:ICS 制造商全稱:ICS 功能描述:27-Bit Registered Buffer for DDR2 |
| ICSSSTUB32872A | 制造商:ICS 制造商全稱:ICS 功能描述:28-Bit Registered Buffer for DDR2 |
| ICSSSTUBF32866A | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUBF32866AZ(LF)T | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUF32864A | 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。