- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360785 > ICS950401 AMD - K8TM System Clock Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS950401 |
| 英文描述： | AMD - K8TM System Clock Chip |
| 中文描述： | AMD公司- K8TM系統(tǒng)時(shí)鐘芯片 |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大?。?/td> | 108K |
| 代理商： | ICS950401 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
7
ICS950401
0499C—11/01/04
T
I
B
B
B
B
B
B
B
B
B
#
N
-
-
-
-
-
-
-
-
I
P
D
W
0
0
0
1
0
0
0
0
P
N
O
I
T
P
I
R
C
S
E
d
d
d
d
d
d
d
d
D
e
e
e
e
e
e
e
e
7
6
5
4
3
2
1
0
v
R
v
R
v
R
v
R
v
R
v
R
v
R
v
R
Byte 7: Reserved, Active/Inactive Register
(1= enable, 0 = disable)
T
I
B
B
B
B
B
B
B
B
B
#
N
-
-
-
-
-
-
-
-
I
P
D
W
0
0
0
0
0
0
0
0
P
N
O
I
T
g
P
I
R
T
A
C
S
E
e
P
e
P
)
e
)
e
)
e
)
e
)
e
)
e
D
7
6
5
4
3
2
1
0
r
e
g
v
e
e
v
R
v
R
v
R
v
R
v
R
v
R
n
n
(
(
(
(
(
(
Byte 8: Single Pulse Mode Control Register
(1= enable, 0 = disable)
Notes:
ATPG Function:
This feature is only used during processor Burn-In and is an optional feature
for the clk vendor to implement.
Two SMBus register bits are required to implement this feature:
ATPG Mode Bi
t: Enables/Disables ATPG mode
ATPG Pulse Bi
t: Triggers a single CPUclk pulse when set
Assuming that the clock synthesizer is operating either in Normal mode or PLL bypass
mode, following sequence may be followed to generate an ATPG pulse.
1. Set the Write Enable Bit (Byte/Bit 0) to program the Clock Synthesizer registers using
the SM Bus.
2. Use the ATPG Mode Bit in the clock synthesizer configuration space to enable/disable
the ATPG mode. When this bit is set, the ATPG mode is enabled and the differential
CPU clock outputs are pulled in differential low state (CPUT = 0 and CPUC = 1). The
ATPG mode also requires the USBclk (48MHz) to run as usual. All other clks (PCI,
Ref, PCI33_66, SuperIO are not used by the ATPG mode therefore can either be left
running or shut off.
3. Use the ATPG Pulse Bit in the clock synthesizer program space to generate the ATPG
pulse. When the ATPG Pulse Bit is set, a differential ATPG pulse will be generated on
the differential CPU clock pins. The pulse width of the ATPG pulse will be one CPU
clock period. The CPU clock period in the ATPG mode is same as the one in Normal
mode or PLL bypass mode.
4. Clear the ATPG Pulse Bit, as the clock synthesizer only recognizes 0 to 1 transition of
the ATPG pulse bit for next ATPG pulse generation.
5. Use the ATPG Pulse Bit to generate the next ATPG pulse (set to 1).
6. If the ATPG Pulse bit is not set and the ATPG Mode Bit is cleared then the synthesizer
should work in normal or PLL bypass mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS950402 | AMD - K8 System Clock Chip |
| ICS950402YFLF-T | AMD - K8 System Clock Chip |
| ICS950402YGLF-T | AMD - K8 System Clock Chip |
| ICS950403 | AMD - K8⑩ System Clock Chip |
| ICS950403 | AMD - K8⑩ System Clock Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS950402 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YGLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950403 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8? System Clock Chip |
| ICS950405 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。