參數(shù)資料
型號： IBMN364404CT3C-75A
英文描述： x4 SDRAM
中文描述： x4內(nèi)存
文件頁數(shù)： 69/71頁
文件大小： 1251K
代理商： IBMN364404CT3C-75A
IBMN364164
IBMN364404
IBMN364804
64Mb Synchronous DRAM - Die Revision C
19L3265.E35856B
1/01
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 69 of 71
Revision Log
Revision
11/21/97
Contents of Modification
Initial release.
4/17/98
page 1
Change PN designations: -322 -> -360, -222 -> -260. Also, page 19-page 23, page 25, page 39-
page 42.
page 1
Add 2 high stack (x4). Also, page 9, page 27, page 31, page 37-page 39.
page 28
Clarify Power Down Mode.
page 39
Add low power current specification. Also, page 1.
Modify sorts/timing information: 1) separate -80 sort added and/or
2) 322 (360) and 222 (260) sorts modified (t
CK3
,
t
SB
,
t
RAS
,
t
RRD
,
t
RSC
,
t
DPL3
(t
CK3
changed from 8ns to
10ns)
;
t
HZ
). Also, page 1, page 4, page 10, page 39.
Add -68; changed CL = 3 timings (-260, -360) and CL = 2 timings (-260) to encompass JEDEC 125
MHz requirements. Also, page 40-page 42.
page 40-page
42
5/1/98
page 1
page 22
Add note for -68t
DPL
(2 clocks) / update wording. Also, page 26, page 60.
page 39
Update currents based on timing changes.
page 43
Add -68; update -260, -360 (125MHz), remove -10 CL = 1.
page 46
Correct CKE. Also, page 50, page 52.
Add note: t
RAS
(min).
page 49
5/14/98
page 37
Include minimum capacitance specification, update maximum for CLK.
5/29/98
page 19
Clarify Read with auto-precharge description.
12/14/98
page 1
Change -260, -360 timings.
Remove x4, -68. Add x8, x16, -260, LP. Change clock cycle for -260, -360.
pages 22 to
23, and 59
and 64
Update of notes, description, regarding Auto Precharge.
Change in implementation of auto-precharge for Write with Auto-Precharge command and for inter-
ruption of Auto Precharge.
page 23
Clarify wording for timing of precharge (Read).
pages 24, 26,
42, 43, and 45
t
DPL
or t
DAL
updated.
page 28
Correct Power Down Mode Exit requirements (NOP required on clock following CKE transition).
Remove note (buffer enable) in diagram.
Change WE in Self Refresh Exit Command from “X” to “H” (NOP). Also, in Power Down Mode
Entry/Exit. Note edited: NOP or Device Deselect required.
page 31
page 32
Correct note regarding CKE low to high transition.
page 39
Update currents to reflect -260, -360 timing changes (scale for t
CK
(min)).
Drop LP requirements for I
CC3P
, I
CC2P
, I
CC2PS
, I
CC5
.
Correctt
CKH
, t
CKL
in diagram.
Remove note 4 (t
CKH
, t
CKL
measurement). Update -260, -360 timings. Also page 41-page 43. Revise
method of specifying t
RSC
(clk versus ns).
Clarify t
OH
/ load conditions across speed sorts.
Correct Read (322) timing: Auto-precharge start, extend t
RCD
.
Clarify note about t
RAS
(min).
page 40
page 42
page 48
page 49
page 58
Correct timing (last activate/read commands).
2/3/99
page 1
Change timings, delete -68, add -75A.
page 4
Remove -68, add -75A, change clock cycle for -260, -360.
page 37
Update Capacitance Table (max values), add typical values.
page 39
Update currents to reflect -260, -360 timing changes, added sort.
page 40
Update sorts, timings. Also, page 41 - page 43.
相關(guān)PDF資料
PDF描述
IBMN364804CT3C-260 x8 SDRAM
IBMN364804CT3C-360 x8 SDRAM
IBMN364804CT3C-75A x8 SDRAM
IBMSGRF0100 TRANSISTOR | BJT | NPN | 4.5V V(BR)CEO | 75MA I(C) | SOT-353
IBT200-200 DC to DC Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMPPC403GAJC33C1 制造商:IBM 功能描述:
IBMPPC750CLGEQ4023 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQ5023 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQA033 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ
IBN100 制造商:Hubbell Wiring Device-Kellems 功能描述:ICON, BLANK,BR,100PK
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*