- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367357 > HYB25R128160C-840 RAMBUS DRAM PDF資料下載
參數(shù)資料
| 型號： | HYB25R128160C-840 |
| 英文描述： | RAMBUS DRAM |
| 中文描述： | Rambus的內(nèi)存 |
| 文件頁數(shù)： | 19/76頁 |
| 文件大小： | 1218K |
| 代理商： | HYB25R128160C-840 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
2002-05-06
Page 1
9
of 76
HYB25D128400/800/160AT(L)
128-Mbit Double Data Rate SDRAM
Reads
Subsequent to programming the mode register with CAS latency, burst type, and burst length, Read bursts
are initiated with a Read command, as shown on
Read Command
on page 20.
The starting column and bank addresses are provided with the Read command and Auto Precharge is either
enabled or disabled for that burst access. If Auto Precharge is enabled, the row that is accessed starts pre-
charge at the completion of the burst, provided t
RAS
has been satisfied. For the generic Read commands
used in the following illustrations, Auto Precharge is disabled.
During Read bursts, the valid data-out element from the starting column address is available following the
CAS latency after the Read command.
E
ach subsequent data-out element is valid nominally at the next posi-
tive or negative clock edge (i.e. at the next crossing of CK and CK). Page
Read Burst: CAS Latencies (Burst
Length = 4)
on page 21 shows general timing for each supported CAS latency setting. DQS is driven by the
DDR SDRAM along with output data. The initial low state on DQS is known as the read preamble; the low
state coincident with the last data-out element is known as the read postamble. Upon completion of a burst,
assuming no other commands have been initiated, the DQs goes
H
igh-
Z
. Data from any Read burst may be
concatenated with or truncated with data from a subsequent Read command. In either case, a continuous
flow of data can be maintained. The first data element from the new burst follows either the last element of a
completed burst or the last desired data element of a longer burst which is being truncated. The new Read
command should be issued x cycles after the first Read command, where x equals the number of desired
data element pairs (pairs are required by the 2n prefetch architecture). This is shown on
Consecutive Read
Bursts: CAS Latencies (Burst Length = 4 or 8)
on page 22. A Read command can be initiated on any clock
cycle following a previous Read command.
N
onconsecutive Read data is illustrated on
Non-Consecutive
Read Bursts: CAS Latencies (Burst Length = 4)
on page 23. Full-speed Random Read Accesses: CAS
Latencies (Burst Length = 2, 4 or 8) within a page (or pages) can be performed as shown on page 24.
t
RCD
and t
RRD
Definition
RO
W
ACT
N
OP
COL
RO
W
BA y
BA y
BA x
ACT
N
OP
N
OP
CK
CK
Command
A0-A11
BA0, BA1
Don’t Care
RD/
W
R
W
R
t
RCD
t
RRD
N
OP
N
OP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25R128160C-845 | RAMBUS DRAM |
| HYB25R144180C-840 | RAMBUS DRAM |
| HYB25R288180C-653 | DRAM|RAMBUS|16MX18|CMOS|BGA|66PIN|PLASTIC |
| HYB25R288180C-745 | DRAM|RAMBUS|16MX18|CMOS|BGA|66PIN|PLASTIC |
| HYB25R288180C-840 | DRAM|RAMBUS|16MX18|CMOS|BGA|66PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB3116160BSJ | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-60 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-50 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。