參數(shù)資料
型號(hào): HY5DV641622AT-33
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: 64M(4Mx16) DDR SDRAM
中文描述: 4M X 16 DDR DRAM, 0.5 ns, PDSO66
封裝: 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66
文件頁(yè)數(shù): 24/27頁(yè)
文件大?。?/td> 276K
代理商: HY5DV641622AT-33
Rev. 0.7/May. 02
24
HY5DV641622AT
AC CHARACTERISTICS - I
(AC operating conditions unless otherwise noted)
Parameter
Symbol
33
36
4
5
Unit Note
Min
Max
Min
Max
Min
Max
Min
Max
Row Cycle Time
t
RC
52.8
-
54
-
56
-
60
-
ns
Auto Refresh Row Cycle Time
t
RFC
72
-
72
-
72
-
75
-
ns
Row Active Time
t
RAS
36.3
120K
36
120K
36
120K
40
120K
ns
Row Address to Column Address Delay
t
RCD
6
-
6
-
5
-
4
-
CK
Row Active to Row Active Delay
t
RRD
2
-
2
-
2
-
2
-
CK
Column Address to Column Address
Delay
t
CCD
1
-
1
-
1
-
1
-
CK
Row Precharge Time
t
RP
5
-
5
-
5
-
4
-
CK
Last Data-In to Precharge Delay Time
(Write Recovery Time : tWR)
t
DPL
3
-
3
-
2
-
2
-
CK
Last Data-In to Read Command
t
DRL
2
-
2
-
2
-
1
-
CK
Auto Precharge Write Recovery +
Precharge Time
t
DAL
8
-
8
-
7
-
6
-
CK
System Clock Cycle Time
CL = 4.0
t
CK
3.3
4.0
3.6
4.0
-
-
-
-
ns
CL = 3.0
t
CK
-
-
-
-
4
6.5
5
6.5
ns
Clock High Level Width
t
CH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
CK
Clock Low Level Width
t
CL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
CK
Data-Out edge to Clock edge Skew
t
AC
-1.0
0.5
-1.0
0.5
-1.0
0.5
-1.0
0.5
ns
DQS-Out edge to Clock edge Skew
t
DQSCK
-1.0
0.5
-1.0
0.5
-1.0
0.5
-1.0
0.5
ns
DQS-Out edge to Data-Out edge Skew
t
DQSQ
-
0.4
-
0.4
-
0.4
-
0.4
ns
Data-Out hold time from DQS
t
QH
t
HPmin
-t
QHS
-
t
HPmin
-t
QHS
-
t
HPmin
-t
QHS
-
t
HPmin
-t
QHS
-
ns
1, 6
Clock Half Period
t
HP
t
CH/L
min
-
t
CH/L
min
-
t
CH/L
min
-
t
CH/L
min
-
ns
1, 5
Data Hold Skew Factor
t
QHS
-
0.4
-
0.4
-
0.4
-
0.75
ns
6
Input Setup Time
t
IS
0.9
-
0.9
-
0.9
-
0.9
-
ns
2
Input Hold Time
t
IH
0.9
-
0.9
-
0.9
-
0.9
-
ns
2
Write DQS High Level Width
t
DQSH
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
CK
Write DQS Low Level Width
t
DQSL
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
CK
Clock to First Rising edge of DQS-In
t
DQSS
0.8
1.25
0.8
1.25
0.8
1.25
0.75
1.25
CK
相關(guān)PDF資料
PDF描述
HY5DV641622AT-36 64M(4Mx16) DDR SDRAM
HY5DV641622AT-4 64M(4Mx16) DDR SDRAM
HY5DV641622AT-5 64M(4Mx16) DDR SDRAM
HY5PS121621FP 512Mb DDR2 SDRAM
HY5PS121621FP-X 512Mb DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5DV641622AT-36 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:64M(4Mx16) DDR SDRAM
HY5DV641622AT-4 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:64M(4Mx16) DDR SDRAM
HY5DV641622AT-5 制造商:SK Hynix Inc 功能描述:
HY5DV651622TC-G55 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM
HY5DV651622TC-G6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM